Level-shifter free approach for multi-Vdd SOTB employing adaptive Vt modulation for pMOSFET

Kimiyoshi Usami; Shunsuke Kogure; Yusuke Yoshida; Ryo Magasaki; Hideharu Amano

doi:10.1109/S3S.2017.8309226

Level-shifter free approach for multi-V_dd SOTB employing adaptive Vt modulation for pMOSFET

Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, Hideharu Amano

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

This paper proposes a level-shifter free (LSF) approach for multi-VDD design to employ a combination of body bias control and a superior threshold-voltage (Vt) modulation capability of SOTB (Silicon on Thin BOX) devices. We applied this approach to a microprocessor test chip with low-voltage (VDDL) and high-voltage (VDDH) domains, and fabricated it in a 65nm SOTB technology. Measurement results demonstrated that the chip correctly operates at VDDL=0.6V and VDDH=1.2V under the reverse-body-bias (RBB) of 2V for pMOS transistors in the VDDH domain while suppressing the static dc current.

Original language	English
Title of host publication	2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	1-3
Number of pages	3
Volume	2018-March
ISBN (Electronic)	9781538637654
DOIs	https://doi.org/10.1109/S3S.2017.8309226
Publication status	Published - 2018 Mar 7
Event	2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017 - Burlingame, United States Duration: 2017 Oct 16 → 2017 Oct 18

Other

Other	2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017
Country	United States
City	Burlingame
Period	17/10/16 → 17/10/18

Keywords

body bias control
level shifter
multi-VDD
SOTB

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/S3S.2017.8309226

Fingerprint Dive into the research topics of 'Level-shifter free approach for multi-V<sub>dd</sub> SOTB employing adaptive Vt modulation for pMOSFET'. Together they form a unique fingerprint.

Cite this

Level-shifter free approach for multi-V_dd SOTB employing adaptive Vt modulation for pMOSFET. / Usami, Kimiyoshi; Kogure, Shunsuke; Yoshida, Yusuke; Magasaki, Ryo; Amano, Hideharu.

2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017. Vol. 2018-March Institute of Electrical and Electronics Engineers Inc., 2018. p. 1-3.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Usami, K, Kogure, S, Yoshida, Y, Magasaki, R & Amano, H 2018, Level-shifter free approach for multi-V_dd SOTB employing adaptive Vt modulation for pMOSFET. in 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017. vol. 2018-March, Institute of Electrical and Electronics Engineers Inc., pp. 1-3, 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017, Burlingame, United States, 17/10/16. https://doi.org/10.1109/S3S.2017.8309226

@inproceedings{77efcecab28b44939fbdd8c49da2b8c7,

title = "Level-shifter free approach for multi-Vdd SOTB employing adaptive Vt modulation for pMOSFET",

abstract = "This paper proposes a level-shifter free (LSF) approach for multi-VDD design to employ a combination of body bias control and a superior threshold-voltage (Vt) modulation capability of SOTB (Silicon on Thin BOX) devices. We applied this approach to a microprocessor test chip with low-voltage (VDDL) and high-voltage (VDDH) domains, and fabricated it in a 65nm SOTB technology. Measurement results demonstrated that the chip correctly operates at VDDL=0.6V and VDDH=1.2V under the reverse-body-bias (RBB) of 2V for pMOS transistors in the VDDH domain while suppressing the static dc current.",

keywords = "body bias control, level shifter, multi-VDD, SOTB",

author = "Kimiyoshi Usami and Shunsuke Kogure and Yusuke Yoshida and Ryo Magasaki and Hideharu Amano",

year = "2018",

month = mar,

day = "7",

doi = "10.1109/S3S.2017.8309226",

language = "English",

volume = "2018-March",

pages = "1--3",

booktitle = "2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017 ; Conference date: 16-10-2017 Through 18-10-2017",

}

TY - GEN

T1 - Level-shifter free approach for multi-Vdd SOTB employing adaptive Vt modulation for pMOSFET

AU - Usami, Kimiyoshi

AU - Kogure, Shunsuke

AU - Yoshida, Yusuke

AU - Magasaki, Ryo

AU - Amano, Hideharu

PY - 2018/3/7

Y1 - 2018/3/7

N2 - This paper proposes a level-shifter free (LSF) approach for multi-VDD design to employ a combination of body bias control and a superior threshold-voltage (Vt) modulation capability of SOTB (Silicon on Thin BOX) devices. We applied this approach to a microprocessor test chip with low-voltage (VDDL) and high-voltage (VDDH) domains, and fabricated it in a 65nm SOTB technology. Measurement results demonstrated that the chip correctly operates at VDDL=0.6V and VDDH=1.2V under the reverse-body-bias (RBB) of 2V for pMOS transistors in the VDDH domain while suppressing the static dc current.

AB - This paper proposes a level-shifter free (LSF) approach for multi-VDD design to employ a combination of body bias control and a superior threshold-voltage (Vt) modulation capability of SOTB (Silicon on Thin BOX) devices. We applied this approach to a microprocessor test chip with low-voltage (VDDL) and high-voltage (VDDH) domains, and fabricated it in a 65nm SOTB technology. Measurement results demonstrated that the chip correctly operates at VDDL=0.6V and VDDH=1.2V under the reverse-body-bias (RBB) of 2V for pMOS transistors in the VDDH domain while suppressing the static dc current.

KW - body bias control

KW - level shifter

KW - multi-VDD

KW - SOTB

UR - http://www.scopus.com/inward/record.url?scp=85047645795&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85047645795&partnerID=8YFLogxK

U2 - 10.1109/S3S.2017.8309226

DO - 10.1109/S3S.2017.8309226

M3 - Conference contribution

AN - SCOPUS:85047645795

VL - 2018-March

SP - 1

EP - 3

BT - 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017

Y2 - 16 October 2017 through 18 October 2017

ER -