Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI

Kimiyoshi Usami; Shunsuke Kogure; Yusuke Yoshida; Ryo Magasaki; Hideharu Amano

doi:10.1109/VLSI-SoC.2017.8203473

Level-shifter-less approach for multi-V_DD design to use body bias control in FD-SOI

Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, Hideharu Amano

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

Original language	English
Title of host publication	25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings
Publisher	IEEE Computer Society
ISBN (Electronic)	9781538628805
DOIs	https://doi.org/10.1109/VLSI-SoC.2017.8203473
Publication status	Published - 2017 Dec 13
Event	25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Abu Dhabi, United Arab Emirates Duration: 2017 Oct 23 → 2017 Oct 25

Other

Other	25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017
Country	United Arab Emirates
City	Abu Dhabi
Period	17/10/23 → 17/10/25

Keywords

Body bias control
FD-SOI
Level shifter
Low power
Multi-VDD design

ASJC Scopus subject areas

Hardware and Architecture
Software
Electrical and Electronic Engineering

Access to Document

10.1109/VLSI-SoC.2017.8203473

Fingerprint Dive into the research topics of 'Level-shifter-less approach for multi-V<sub>DD</sub> design to use body bias control in FD-SOI'. Together they form a unique fingerprint.

Cite this

Level-shifter-less approach for multi-V_DD design to use body bias control in FD-SOI. / Usami, Kimiyoshi; Kogure, Shunsuke; Yoshida, Yusuke; Magasaki, Ryo; Amano, Hideharu.

25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings. IEEE Computer Society, 2017. 8203473.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Usami, K, Kogure, S, Yoshida, Y, Magasaki, R & Amano, H 2017, Level-shifter-less approach for multi-V_DD design to use body bias control in FD-SOI. in 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings., 8203473, IEEE Computer Society, 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, 17/10/23. https://doi.org/10.1109/VLSI-SoC.2017.8203473

@inproceedings{90b9e609f55342ca8d0aea92fc0636a8,

title = "Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI",

abstract = "Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.",

keywords = "Body bias control, FD-SOI, Level shifter, Low power, Multi-VDD design",

author = "Kimiyoshi Usami and Shunsuke Kogure and Yusuke Yoshida and Ryo Magasaki and Hideharu Amano",

year = "2017",

month = dec,

day = "13",

doi = "10.1109/VLSI-SoC.2017.8203473",

language = "English",

booktitle = "25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings",

publisher = "IEEE Computer Society",

note = "25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 ; Conference date: 23-10-2017 Through 25-10-2017",

}

TY - GEN

T1 - Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI

AU - Usami, Kimiyoshi

AU - Kogure, Shunsuke

AU - Yoshida, Yusuke

AU - Magasaki, Ryo

AU - Amano, Hideharu

PY - 2017/12/13

Y1 - 2017/12/13

N2 - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

AB - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

KW - Body bias control

KW - FD-SOI

KW - Level shifter

KW - Low power

KW - Multi-VDD design

UR - http://www.scopus.com/inward/record.url?scp=85058477725&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85058477725&partnerID=8YFLogxK

U2 - 10.1109/VLSI-SoC.2017.8203473

DO - 10.1109/VLSI-SoC.2017.8203473

M3 - Conference contribution

AN - SCOPUS:85058477725

BT - 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings

PB - IEEE Computer Society

T2 - 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017

Y2 - 23 October 2017 through 25 October 2017

ER -