Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI

Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

Original languageEnglish
Title of host publication25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings
PublisherIEEE Computer Society
ISBN (Electronic)9781538628805
DOIs
Publication statusPublished - 2017 Dec 13
Event25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Abu Dhabi, United Arab Emirates
Duration: 2017 Oct 23 → 2017 Oct 25

Other

Other25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017
CountryUnited Arab Emirates
CityAbu Dhabi
Period17/10/23 → 17/10/25

Fingerprint

Electric potential
Threshold voltage
Transistors
Modulation
Costs

Keywords

  • Body bias control
  • FD-SOI
  • Level shifter
  • Low power
  • Multi-VDD design

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this

Usami, K., Kogure, S., Yoshida, Y., Magasaki, R., & Amano, H. (2017). Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. In 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings [8203473] IEEE Computer Society. https://doi.org/10.1109/VLSI-SoC.2017.8203473

Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. / Usami, Kimiyoshi; Kogure, Shunsuke; Yoshida, Yusuke; Magasaki, Ryo; Amano, Hideharu.

25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings. IEEE Computer Society, 2017. 8203473.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Usami, K, Kogure, S, Yoshida, Y, Magasaki, R & Amano, H 2017, Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. in 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings., 8203473, IEEE Computer Society, 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, 17/10/23. https://doi.org/10.1109/VLSI-SoC.2017.8203473
Usami K, Kogure S, Yoshida Y, Magasaki R, Amano H. Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. In 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings. IEEE Computer Society. 2017. 8203473 https://doi.org/10.1109/VLSI-SoC.2017.8203473
Usami, Kimiyoshi ; Kogure, Shunsuke ; Yoshida, Yusuke ; Magasaki, Ryo ; Amano, Hideharu. / Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI. 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings. IEEE Computer Society, 2017.
@inproceedings{90b9e609f55342ca8d0aea92fc0636a8,
title = "Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI",
abstract = "Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.",
keywords = "Body bias control, FD-SOI, Level shifter, Low power, Multi-VDD design",
author = "Kimiyoshi Usami and Shunsuke Kogure and Yusuke Yoshida and Ryo Magasaki and Hideharu Amano",
year = "2017",
month = "12",
day = "13",
doi = "10.1109/VLSI-SoC.2017.8203473",
language = "English",
booktitle = "25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Level-shifter-less approach for multi-VDD design to use body bias control in FD-SOI

AU - Usami, Kimiyoshi

AU - Kogure, Shunsuke

AU - Yoshida, Yusuke

AU - Magasaki, Ryo

AU - Amano, Hideharu

PY - 2017/12/13

Y1 - 2017/12/13

N2 - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

AB - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip demonstrated that the chip applying the LSL approach correctly operates at VDDL=0.6V and VDDH=1.2V under RBB of 2V for pMOS transistors while suppressing the static dc current in the VDDH domain.

KW - Body bias control

KW - FD-SOI

KW - Level shifter

KW - Low power

KW - Multi-VDD design

UR - http://www.scopus.com/inward/record.url?scp=85058477725&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85058477725&partnerID=8YFLogxK

U2 - 10.1109/VLSI-SoC.2017.8203473

DO - 10.1109/VLSI-SoC.2017.8203473

M3 - Conference contribution

BT - 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Proceedings

PB - IEEE Computer Society

ER -

Access to Document