Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI

Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

Original languageEnglish
Title of host publicationVLSI-SoC
Subtitle of host publicationOpportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers
EditorsJosé Monteiro, Ibrahim Abe M. Elfadel, Matteo Sonza Reorda, H. Fatih Ugurdag, Michail Maniatakos, Ricardo Reis
PublisherSpringer New York LLC
Pages1-21
Number of pages21
ISBN (Print)9783030156626
DOIs
Publication statusPublished - 2019 Jan 1
Event25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 - Abu Dhabi, United Arab Emirates
Duration: 2017 Oct 232017 Oct 25

Publication series

NameIFIP Advances in Information and Communication Technology
Volume500
ISSN (Print)1868-4238

Other

Other25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017
CountryUnited Arab Emirates
CityAbu Dhabi
Period17/10/2317/10/25

Fingerprint

Simulation
Costs
Temperature

Keywords

  • Body bias control
  • FD-SOI
  • Level shifter
  • Low power
  • Multi-VDD design
  • Variations

ASJC Scopus subject areas

  • Information Systems and Management

Cite this

Usami, K., Kogure, S., Yoshida, Y., Magasaki, R., & Amano, H. (2019). Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. In J. Monteiro, I. A. M. Elfadel, M. Sonza Reorda, H. F. Ugurdag, M. Maniatakos, & R. Reis (Eds.), VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers (pp. 1-21). (IFIP Advances in Information and Communication Technology; Vol. 500). Springer New York LLC. https://doi.org/10.1007/978-3-030-15663-3_1

Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. / Usami, Kimiyoshi; Kogure, Shunsuke; Yoshida, Yusuke; Magasaki, Ryo; Amano, Hideharu.

VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. ed. / José Monteiro; Ibrahim Abe M. Elfadel; Matteo Sonza Reorda; H. Fatih Ugurdag; Michail Maniatakos; Ricardo Reis. Springer New York LLC, 2019. p. 1-21 (IFIP Advances in Information and Communication Technology; Vol. 500).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Usami, K, Kogure, S, Yoshida, Y, Magasaki, R & Amano, H 2019, Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. in J Monteiro, IAM Elfadel, M Sonza Reorda, HF Ugurdag, M Maniatakos & R Reis (eds), VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. IFIP Advances in Information and Communication Technology, vol. 500, Springer New York LLC, pp. 1-21, 25th IFIP/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Abu Dhabi, United Arab Emirates, 17/10/23. https://doi.org/10.1007/978-3-030-15663-3_1
Usami K, Kogure S, Yoshida Y, Magasaki R, Amano H. Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. In Monteiro J, Elfadel IAM, Sonza Reorda M, Ugurdag HF, Maniatakos M, Reis R, editors, VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. Springer New York LLC. 2019. p. 1-21. (IFIP Advances in Information and Communication Technology). https://doi.org/10.1007/978-3-030-15663-3_1
Usami, Kimiyoshi ; Kogure, Shunsuke ; Yoshida, Yusuke ; Magasaki, Ryo ; Amano, Hideharu. / Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI. VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things - 25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017, Revised and Extended Selected Papers. editor / José Monteiro ; Ibrahim Abe M. Elfadel ; Matteo Sonza Reorda ; H. Fatih Ugurdag ; Michail Maniatakos ; Ricardo Reis. Springer New York LLC, 2019. pp. 1-21 (IFIP Advances in Information and Communication Technology).
@inproceedings{d58b3a7ad2474e70a84d941619e45cce,
title = "Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI",
abstract = "Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.",
keywords = "Body bias control, FD-SOI, Level shifter, Low power, Multi-VDD design, Variations",
author = "Kimiyoshi Usami and Shunsuke Kogure and Yusuke Yoshida and Ryo Magasaki and Hideharu Amano",
year = "2019",
month = "1",
day = "1",
doi = "10.1007/978-3-030-15663-3_1",
language = "English",
isbn = "9783030156626",
series = "IFIP Advances in Information and Communication Technology",
publisher = "Springer New York LLC",
pages = "1--21",
editor = "Jos{\'e} Monteiro and Elfadel, {Ibrahim Abe M.} and {Sonza Reorda}, Matteo and Ugurdag, {H. Fatih} and Michail Maniatakos and Ricardo Reis",
booktitle = "VLSI-SoC",

}

TY - GEN

T1 - Level-Shifter-Less Approach for Multi-VDD SoC Design to Employ Body Bias Control in FD-SOI

AU - Usami, Kimiyoshi

AU - Kogure, Shunsuke

AU - Yoshida, Yusuke

AU - Magasaki, Ryo

AU - Amano, Hideharu

PY - 2019/1/1

Y1 - 2019/1/1

N2 - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

AB - Level shifters to convert signal swings from low-voltage (VDDL) to high-voltage (VDDH) are required at the boundary of voltage domains in SoC employing multiple supply voltages. However, they cost delay, power and area in addition to increasing the complexity of physical design. This paper proposes a level-shifter-less (LSL) approach to use a reverse body bias (RBB) at pMOS transistors in the VDDH domain and superior threshold-voltage modulation capability of FD-SOI devices. Simulation results and measurements of a fabricated chip showed that the chip applying the LSL approach correctly operates at VDDL = 0.6 V and VDDH = 1.2 V under 2 V pMOS RBB while suppressing the static dc current in the VDDH domain. We also demonstrate that adaptive RBB control for pMOS can maintain effectiveness of this approach under process and temperature variations.

KW - Body bias control

KW - FD-SOI

KW - Level shifter

KW - Low power

KW - Multi-VDD design

KW - Variations

UR - http://www.scopus.com/inward/record.url?scp=85068991211&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85068991211&partnerID=8YFLogxK

U2 - 10.1007/978-3-030-15663-3_1

DO - 10.1007/978-3-030-15663-3_1

M3 - Conference contribution

SN - 9783030156626

T3 - IFIP Advances in Information and Communication Technology

SP - 1

EP - 21

BT - VLSI-SoC

A2 - Monteiro, José

A2 - Elfadel, Ibrahim Abe M.

A2 - Sonza Reorda, Matteo

A2 - Ugurdag, H. Fatih

A2 - Maniatakos, Michail

A2 - Reis, Ricardo

PB - Springer New York LLC

ER -