Low power CMOS digital design for multimedia processors

Research output: Chapter in Book/Report/Conference proceedingConference contribution

8 Citations (Scopus)

Abstract

Low-power, high-speed CMOS circuit design by means of supply-voltage (VDD) and threshold-voltage (VTH) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower VDD for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control VDD and VTH as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.

Original languageEnglish
Title of host publicationICVC 1999 - 6th International Conference on VLSI and CAD
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages359-367
Number of pages9
ISBN (Print)0780357272, 9780780357273
DOIs
Publication statusPublished - 1999 Jan 1
Externally publishedYes
Event6th International Conference on VLSI and CAD, ICVC 1999 - Seoul, Korea, Republic of
Duration: 1999 Oct 261999 Oct 27

Other

Other6th International Conference on VLSI and CAD, ICVC 1999
CountryKorea, Republic of
CitySeoul
Period99/10/2699/10/27

Fingerprint

Threshold voltage
Networks (circuits)
Voltage control
Throughput
Electric potential
monomethoxypolyethylene glycol
Design optimization
Voltage scaling

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kuroda, T. (1999). Low power CMOS digital design for multimedia processors. In ICVC 1999 - 6th International Conference on VLSI and CAD (pp. 359-367). [820930] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICVC.1999.820930

Low power CMOS digital design for multimedia processors. / Kuroda, Tadahiro.

ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc., 1999. p. 359-367 820930.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuroda, T 1999, Low power CMOS digital design for multimedia processors. in ICVC 1999 - 6th International Conference on VLSI and CAD., 820930, Institute of Electrical and Electronics Engineers Inc., pp. 359-367, 6th International Conference on VLSI and CAD, ICVC 1999, Seoul, Korea, Republic of, 99/10/26. https://doi.org/10.1109/ICVC.1999.820930
Kuroda T. Low power CMOS digital design for multimedia processors. In ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc. 1999. p. 359-367. 820930 https://doi.org/10.1109/ICVC.1999.820930
Kuroda, Tadahiro. / Low power CMOS digital design for multimedia processors. ICVC 1999 - 6th International Conference on VLSI and CAD. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 359-367
@inproceedings{3cd8414508e54b2e93e8089f43075c08,
title = "Low power CMOS digital design for multimedia processors",
abstract = "Low-power, high-speed CMOS circuit design by means of supply-voltage (VDD) and threshold-voltage (VTH) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower VDD for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control VDD and VTH as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.",
author = "Tadahiro Kuroda",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/ICVC.1999.820930",
language = "English",
isbn = "0780357272",
pages = "359--367",
booktitle = "ICVC 1999 - 6th International Conference on VLSI and CAD",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Low power CMOS digital design for multimedia processors

AU - Kuroda, Tadahiro

PY - 1999/1/1

Y1 - 1999/1/1

N2 - Low-power, high-speed CMOS circuit design by means of supply-voltage (VDD) and threshold-voltage (VTH) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower VDD for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control VDD and VTH as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.

AB - Low-power, high-speed CMOS circuit design by means of supply-voltage (VDD) and threshold-voltage (VTH) control is presented. Recent research achievements of MTCMOS and VTCMOS are described. Clustered voltage scaling to lower VDD for non-critical circuits is discussed. Design examples such as an MPEG-4 codec LSI are presented. Circuit designers can control VDD and VTH as objectives of design optimization. As a result, active power can be reduced to below half, while static power and chip throughput are maintained.

UR - http://www.scopus.com/inward/record.url?scp=37849015883&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=37849015883&partnerID=8YFLogxK

U2 - 10.1109/ICVC.1999.820930

DO - 10.1109/ICVC.1999.820930

M3 - Conference contribution

AN - SCOPUS:37849015883

SN - 0780357272

SN - 9780780357273

SP - 359

EP - 367

BT - ICVC 1999 - 6th International Conference on VLSI and CAD

PB - Institute of Electrical and Electronics Engineers Inc.

ER -