Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies

Tadahiro Kuroda, Mototsugu Hamada

Research output: Contribution to journalArticle

47 Citations (Scopus)

Abstract

A low-power CMOS design methodology with dual embedded adaptive power supplies is presented. A variable supply-voltage scheme for dual power supplies, namely, the dual-VS scheme, is presented. It is found that the lower supply voltage should be set at 0.7 of the higher supply voltage to minimize chip power dissipation. This knowledge aids designers in decision of the optimal supply voltages within a restricted design time. An MEPG-4 video codec chip is designed at 2.5 and 1.75 V for internal circuits that are generated from an external power supply of 3.3 V by the dual-VS circuits. Power dissipation is reduced by 57% without degrading circuit performance compared to a conventional CMOS design.

Original languageEnglish
Pages (from-to)652-655
Number of pages4
JournalIEEE Journal of Solid-State Circuits
Volume35
Issue number4
DOIs
Publication statusPublished - 2000 Apr
Externally publishedYes

Fingerprint

Electric potential
Networks (circuits)
Energy dissipation

Keywords

  • Adaptive power-supply system
  • Clustered voltage scaling
  • Low-power CMOS design
  • Multiple supply voltages

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies. / Kuroda, Tadahiro; Hamada, Mototsugu.

In: IEEE Journal of Solid-State Circuits, Vol. 35, No. 4, 04.2000, p. 652-655.

Research output: Contribution to journalArticle

@article{3a1939311d094041824a9f9b893d1985,
title = "Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies",
abstract = "A low-power CMOS design methodology with dual embedded adaptive power supplies is presented. A variable supply-voltage scheme for dual power supplies, namely, the dual-VS scheme, is presented. It is found that the lower supply voltage should be set at 0.7 of the higher supply voltage to minimize chip power dissipation. This knowledge aids designers in decision of the optimal supply voltages within a restricted design time. An MEPG-4 video codec chip is designed at 2.5 and 1.75 V for internal circuits that are generated from an external power supply of 3.3 V by the dual-VS circuits. Power dissipation is reduced by 57{\%} without degrading circuit performance compared to a conventional CMOS design.",
keywords = "Adaptive power-supply system, Clustered voltage scaling, Low-power CMOS design, Multiple supply voltages",
author = "Tadahiro Kuroda and Mototsugu Hamada",
year = "2000",
month = "4",
doi = "10.1109/4.839927",
language = "English",
volume = "35",
pages = "652--655",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Low-Power CMOS Digital Design with Dual Embedded Adaptive Power Supplies

AU - Kuroda, Tadahiro

AU - Hamada, Mototsugu

PY - 2000/4

Y1 - 2000/4

N2 - A low-power CMOS design methodology with dual embedded adaptive power supplies is presented. A variable supply-voltage scheme for dual power supplies, namely, the dual-VS scheme, is presented. It is found that the lower supply voltage should be set at 0.7 of the higher supply voltage to minimize chip power dissipation. This knowledge aids designers in decision of the optimal supply voltages within a restricted design time. An MEPG-4 video codec chip is designed at 2.5 and 1.75 V for internal circuits that are generated from an external power supply of 3.3 V by the dual-VS circuits. Power dissipation is reduced by 57% without degrading circuit performance compared to a conventional CMOS design.

AB - A low-power CMOS design methodology with dual embedded adaptive power supplies is presented. A variable supply-voltage scheme for dual power supplies, namely, the dual-VS scheme, is presented. It is found that the lower supply voltage should be set at 0.7 of the higher supply voltage to minimize chip power dissipation. This knowledge aids designers in decision of the optimal supply voltages within a restricted design time. An MEPG-4 video codec chip is designed at 2.5 and 1.75 V for internal circuits that are generated from an external power supply of 3.3 V by the dual-VS circuits. Power dissipation is reduced by 57% without degrading circuit performance compared to a conventional CMOS design.

KW - Adaptive power-supply system

KW - Clustered voltage scaling

KW - Low-power CMOS design

KW - Multiple supply voltages

UR - http://www.scopus.com/inward/record.url?scp=0000700070&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0000700070&partnerID=8YFLogxK

U2 - 10.1109/4.839927

DO - 10.1109/4.839927

M3 - Article

VL - 35

SP - 652

EP - 655

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -