Abstract
This paper reviews low-voltage device technologies and circuit design techniques for low-power, high- speed CMOS VLSls. Some of the recent developments, such as employing multiple threshold voltage and controlling threshold voltage through substrate bias in bulk CMOS and Silicon on Insulator (SOl) based technologies, are discussed. Future directions of low-power VLSls are also described.
| Original language | English |
|---|---|
| Title of host publication | Low-Power CMOS Design |
| Publisher | John Wiley and Sons Inc. |
| Pages | 61-65 |
| Number of pages | 5 |
| ISBN (Electronic) | 9780470545058 |
| ISBN (Print) | 9780780334298 |
| DOIs | |
| Publication status | Published - 1998 Jan 1 |
| Externally published | Yes |
Fingerprint
ASJC Scopus subject areas
- Engineering(all)
- Computer Science(all)
- Energy(all)
Cite this
Low-voltage technologies and circuits (Invited). / Kuroda, Tadahiro; Sakurai, Takayasu.
Low-Power CMOS Design. John Wiley and Sons Inc., 1998. p. 61-65.Research output: Chapter in Book/Report/Conference proceeding › Chapter
}
TY - CHAP
T1 - Low-voltage technologies and circuits (Invited)
AU - Kuroda, Tadahiro
AU - Sakurai, Takayasu
PY - 1998/1/1
Y1 - 1998/1/1
N2 - This paper reviews low-voltage device technologies and circuit design techniques for low-power, high- speed CMOS VLSls. Some of the recent developments, such as employing multiple threshold voltage and controlling threshold voltage through substrate bias in bulk CMOS and Silicon on Insulator (SOl) based technologies, are discussed. Future directions of low-power VLSls are also described.
AB - This paper reviews low-voltage device technologies and circuit design techniques for low-power, high- speed CMOS VLSls. Some of the recent developments, such as employing multiple threshold voltage and controlling threshold voltage through substrate bias in bulk CMOS and Silicon on Insulator (SOl) based technologies, are discussed. Future directions of low-power VLSls are also described.
UR - http://www.scopus.com/inward/record.url?scp=0003206391&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0003206391&partnerID=8YFLogxK
U2 - 10.1109/9780470545058.part2
DO - 10.1109/9780470545058.part2
M3 - Chapter
AN - SCOPUS:0003206391
SN - 9780780334298
SP - 61
EP - 65
BT - Low-Power CMOS Design
PB - John Wiley and Sons Inc.
ER -