LSI implementation of the simple serial synchronized multistage interconnection network

Most of traditional multistage interconnection network which are blocking networks and packets are transferred in the store-and-forward manner between switching elements with bit-parallel lines. Since the width of communication paths and transferred manner cause pin-limitation problem and complicated structure, the high density implementation and high speed clock is not utilized. The simple serial synchronized (SSS) piled banyan switching fabrics (PBSF) chip is implemented to solve these problems. This switch used PBSF connection structure which obtain higher bandwidth than crossbar with connecting banyan networks in 3 dimensional direction. SSS style control mechanism is adopted both for high speed operation and solving the pin-limitation problem.