LSI implementation of the simple serial synchronized multistage interconnection network

Takayuki Kamei, Masashi Sasahara, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Most of traditional multistage interconnection network which are blocking networks and packets are transferred in the store-and-forward manner between switching elements with bit-parallel lines. Since the width of communication paths and transferred manner cause pin-limitation problem and complicated structure, the high density implementation and high speed clock is not utilized. The simple serial synchronized (SSS) piled banyan switching fabrics (PBSF) chip is implemented to solve these problems. This switch used PBSF connection structure which obtain higher bandwidth than crossbar with connecting banyan networks in 3 dimensional direction. SSS style control mechanism is adopted both for high speed operation and solving the pin-limitation problem.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
PublisherIEEE
Pages673-674
Number of pages2
Publication statusPublished - 1997
EventProceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC - Chiba, Jpn
Duration: 1997 Jan 281997 Jan 31

Other

OtherProceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC
CityChiba, Jpn
Period97/1/2897/1/31

Fingerprint

Clocks
Switches
Bandwidth
Communication

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kamei, T., Sasahara, M., & Amano, H. (1997). LSI implementation of the simple serial synchronized multistage interconnection network. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 673-674). IEEE.

LSI implementation of the simple serial synchronized multistage interconnection network. / Kamei, Takayuki; Sasahara, Masashi; Amano, Hideharu.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, 1997. p. 673-674.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kamei, T, Sasahara, M & Amano, H 1997, LSI implementation of the simple serial synchronized multistage interconnection network. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, pp. 673-674, Proceedings of the 1997 Asia and South Pacific Design Automation Conference, ASP-DAC, Chiba, Jpn, 97/1/28.
Kamei T, Sasahara M, Amano H. LSI implementation of the simple serial synchronized multistage interconnection network. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE. 1997. p. 673-674
Kamei, Takayuki ; Sasahara, Masashi ; Amano, Hideharu. / LSI implementation of the simple serial synchronized multistage interconnection network. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. IEEE, 1997. pp. 673-674
@inproceedings{634d42b4f77141e59a35de899ef722e2,
title = "LSI implementation of the simple serial synchronized multistage interconnection network",
abstract = "Most of traditional multistage interconnection network which are blocking networks and packets are transferred in the store-and-forward manner between switching elements with bit-parallel lines. Since the width of communication paths and transferred manner cause pin-limitation problem and complicated structure, the high density implementation and high speed clock is not utilized. The simple serial synchronized (SSS) piled banyan switching fabrics (PBSF) chip is implemented to solve these problems. This switch used PBSF connection structure which obtain higher bandwidth than crossbar with connecting banyan networks in 3 dimensional direction. SSS style control mechanism is adopted both for high speed operation and solving the pin-limitation problem.",
author = "Takayuki Kamei and Masashi Sasahara and Hideharu Amano",
year = "1997",
language = "English",
pages = "673--674",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",
publisher = "IEEE",

}

TY - GEN

T1 - LSI implementation of the simple serial synchronized multistage interconnection network

AU - Kamei, Takayuki

AU - Sasahara, Masashi

AU - Amano, Hideharu

PY - 1997

Y1 - 1997

N2 - Most of traditional multistage interconnection network which are blocking networks and packets are transferred in the store-and-forward manner between switching elements with bit-parallel lines. Since the width of communication paths and transferred manner cause pin-limitation problem and complicated structure, the high density implementation and high speed clock is not utilized. The simple serial synchronized (SSS) piled banyan switching fabrics (PBSF) chip is implemented to solve these problems. This switch used PBSF connection structure which obtain higher bandwidth than crossbar with connecting banyan networks in 3 dimensional direction. SSS style control mechanism is adopted both for high speed operation and solving the pin-limitation problem.

AB - Most of traditional multistage interconnection network which are blocking networks and packets are transferred in the store-and-forward manner between switching elements with bit-parallel lines. Since the width of communication paths and transferred manner cause pin-limitation problem and complicated structure, the high density implementation and high speed clock is not utilized. The simple serial synchronized (SSS) piled banyan switching fabrics (PBSF) chip is implemented to solve these problems. This switch used PBSF connection structure which obtain higher bandwidth than crossbar with connecting banyan networks in 3 dimensional direction. SSS style control mechanism is adopted both for high speed operation and solving the pin-limitation problem.

UR - http://www.scopus.com/inward/record.url?scp=0030685604&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030685604&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030685604

SP - 673

EP - 674

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

PB - IEEE

ER -