Mapping constrained slot-placement problems to ising models and its evaluations by an ising machine

Sho Kanamaru, Kazushi Kawamura, Shu Tanaka, Yoshinori Tomita, Hidetoshi Matsuoka, Kaoru Kawamura, Nozomu Togawai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Ising machines have attracted attention, which is expected to obtain better solutions of various combinatorial optimization problems at high speed by mapping the problems to natural phenomena. A slot-placement problem is one of the combinatorial optimization problems, regarded as a quadratic assignment problem, which relates to the optimal logic-block placement in a digital circuit as well as optimal delivery planning. Here, we propose a mapping to the Ising model for solving a slot-placement problem with additional constraints, called a constrained slot-placement problem, where several item pairs must be placed within a given distance. Since the behavior of Ising machines is stochastic, the obtained solution does not always satisfy the slot-placement constraint, which is different from the conventional methods such as the conventional simulated annealing. To resolve the problem, we propose an interpretation method in which a feasible solution is generated by post-processing procedures. Using an Ising machine computer, feasible solutions could be obtained up to 50 times faster than the conventional simulated annealing without degrading accuracy for constrained slot-placement problems with 6 x 6 slots and 27 items at the maximum.

Original languageEnglish
Title of host publicationProceedings - 2019 IEEE 9th International Conference on Consumer Electronics, ICCE-Berlin 2019
EditorsGordan Velikic, Christian Gross
PublisherIEEE Computer Society
Pages221-226
Number of pages6
ISBN (Electronic)9781728127453
DOIs
Publication statusPublished - 2019 Sep
Event9th IEEE International Conference on Consumer Electronics, ICCE-Berlin 2019 - Berlin, Germany
Duration: 2019 Sep 82019 Sep 11

Publication series

NameIEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin
Volume2019-September
ISSN (Print)2166-6814
ISSN (Electronic)2166-6822

Conference

Conference9th IEEE International Conference on Consumer Electronics, ICCE-Berlin 2019
CountryGermany
CityBerlin
Period19/9/819/9/11

Keywords

  • Ising machine
  • Ising model
  • Quadratic assignment problem
  • Quadratic unconstrained binary optimization
  • Slot-placement problem

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Media Technology

Fingerprint Dive into the research topics of 'Mapping constrained slot-placement problems to ising models and its evaluations by an ising machine'. Together they form a unique fingerprint.

  • Cite this

    Kanamaru, S., Kawamura, K., Tanaka, S., Tomita, Y., Matsuoka, H., Kawamura, K., & Togawai, N. (2019). Mapping constrained slot-placement problems to ising models and its evaluations by an ising machine. In G. Velikic, & C. Gross (Eds.), Proceedings - 2019 IEEE 9th International Conference on Consumer Electronics, ICCE-Berlin 2019 (pp. 221-226). [8966207] (IEEE International Conference on Consumer Electronics - Berlin, ICCE-Berlin; Vol. 2019-September). IEEE Computer Society. https://doi.org/10.1109/ICCE-Berlin47944.2019.8966207