Minimum delay switch for Synchronous TDMA network

Hiroaki Nishijima, Takahiro Yakoh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Minimum delay Ethernet switch was designed and implemented to construct Synchronous TDMA network. To minimize packet forwarding delay, a novel signal forwarding technique is introduced. The goal of this paper is realizing smaller delay than previous software based S-TDMA switch. The first point is discussion about some factors of delay and design to reduce them. In general, cut-through switch realizes shorter delay than store and forward switch. The proposed technique can realize shorter delay than cut-through switch in principle. To realize shorter delay, this paper proposed an implementation on FPGA boards. In addition, developing measurement equipment using FPGA and comparison between usual switch are also conducted. Experimental results of implemented hubs showed five times shorter delay and smaller jitter than usual software based implementation and other Ethernet switches. The maximum delay to transmit packet through each implemented switch in this paper was 400ns. This implement achieved low maximum delay of 1744ns and jitter of 40ns in 5-hops network. At the end of this paper, discussion about other delay factors and its affect to S-TDMA performance are also concluded.

Original languageEnglish
Title of host publication2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012
DOIs
Publication statusPublished - 2012
Event2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012 - Sharjah, United Arab Emirates
Duration: 2012 Dec 182012 Dec 20

Other

Other2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012
CountryUnited Arab Emirates
CitySharjah
Period12/12/1812/12/20

Fingerprint

Time division multiple access
Switches
Ethernet
Jitter
Field programmable gate arrays (FPGA)

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Information Systems
  • Industrial and Manufacturing Engineering

Cite this

Nishijima, H., & Yakoh, T. (2012). Minimum delay switch for Synchronous TDMA network. In 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012 [6454540] https://doi.org/10.1109/ICCSII.2012.6454540

Minimum delay switch for Synchronous TDMA network. / Nishijima, Hiroaki; Yakoh, Takahiro.

2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012. 2012. 6454540.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nishijima, H & Yakoh, T 2012, Minimum delay switch for Synchronous TDMA network. in 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012., 6454540, 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012, Sharjah, United Arab Emirates, 12/12/18. https://doi.org/10.1109/ICCSII.2012.6454540
Nishijima H, Yakoh T. Minimum delay switch for Synchronous TDMA network. In 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012. 2012. 6454540 https://doi.org/10.1109/ICCSII.2012.6454540
Nishijima, Hiroaki ; Yakoh, Takahiro. / Minimum delay switch for Synchronous TDMA network. 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012. 2012.
@inproceedings{282a65a391b643b5ab29fc73c8cbb4f2,
title = "Minimum delay switch for Synchronous TDMA network",
abstract = "Minimum delay Ethernet switch was designed and implemented to construct Synchronous TDMA network. To minimize packet forwarding delay, a novel signal forwarding technique is introduced. The goal of this paper is realizing smaller delay than previous software based S-TDMA switch. The first point is discussion about some factors of delay and design to reduce them. In general, cut-through switch realizes shorter delay than store and forward switch. The proposed technique can realize shorter delay than cut-through switch in principle. To realize shorter delay, this paper proposed an implementation on FPGA boards. In addition, developing measurement equipment using FPGA and comparison between usual switch are also conducted. Experimental results of implemented hubs showed five times shorter delay and smaller jitter than usual software based implementation and other Ethernet switches. The maximum delay to transmit packet through each implemented switch in this paper was 400ns. This implement achieved low maximum delay of 1744ns and jitter of 40ns in 5-hops network. At the end of this paper, discussion about other delay factors and its affect to S-TDMA performance are also concluded.",
author = "Hiroaki Nishijima and Takahiro Yakoh",
year = "2012",
doi = "10.1109/ICCSII.2012.6454540",
language = "English",
isbn = "9781467351577",
booktitle = "2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012",

}

TY - GEN

T1 - Minimum delay switch for Synchronous TDMA network

AU - Nishijima, Hiroaki

AU - Yakoh, Takahiro

PY - 2012

Y1 - 2012

N2 - Minimum delay Ethernet switch was designed and implemented to construct Synchronous TDMA network. To minimize packet forwarding delay, a novel signal forwarding technique is introduced. The goal of this paper is realizing smaller delay than previous software based S-TDMA switch. The first point is discussion about some factors of delay and design to reduce them. In general, cut-through switch realizes shorter delay than store and forward switch. The proposed technique can realize shorter delay than cut-through switch in principle. To realize shorter delay, this paper proposed an implementation on FPGA boards. In addition, developing measurement equipment using FPGA and comparison between usual switch are also conducted. Experimental results of implemented hubs showed five times shorter delay and smaller jitter than usual software based implementation and other Ethernet switches. The maximum delay to transmit packet through each implemented switch in this paper was 400ns. This implement achieved low maximum delay of 1744ns and jitter of 40ns in 5-hops network. At the end of this paper, discussion about other delay factors and its affect to S-TDMA performance are also concluded.

AB - Minimum delay Ethernet switch was designed and implemented to construct Synchronous TDMA network. To minimize packet forwarding delay, a novel signal forwarding technique is introduced. The goal of this paper is realizing smaller delay than previous software based S-TDMA switch. The first point is discussion about some factors of delay and design to reduce them. In general, cut-through switch realizes shorter delay than store and forward switch. The proposed technique can realize shorter delay than cut-through switch in principle. To realize shorter delay, this paper proposed an implementation on FPGA boards. In addition, developing measurement equipment using FPGA and comparison between usual switch are also conducted. Experimental results of implemented hubs showed five times shorter delay and smaller jitter than usual software based implementation and other Ethernet switches. The maximum delay to transmit packet through each implemented switch in this paper was 400ns. This implement achieved low maximum delay of 1744ns and jitter of 40ns in 5-hops network. At the end of this paper, discussion about other delay factors and its affect to S-TDMA performance are also concluded.

UR - http://www.scopus.com/inward/record.url?scp=84874412360&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84874412360&partnerID=8YFLogxK

U2 - 10.1109/ICCSII.2012.6454540

DO - 10.1109/ICCSII.2012.6454540

M3 - Conference contribution

AN - SCOPUS:84874412360

SN - 9781467351577

BT - 2012 International Conference on Computer Systems and Industrial Informatics, ICCSII 2012

ER -