MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link

S. Saito; Y. Kohama; Y. Sugimori; Y. Hasegawa; H. Matsutani; T. Sano; K. Kasuga; Y. Yoshida; K. Niitsu; N. Miura; T. Kuroda; H. Amano

doi:10.1109/FPL.2009.5272565

MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link

S. Saito, Y. Kohama, Y. Sugimori, Y. Hasegawa, H. Matsutani, T. Sano, K. Kasuga, Y. Yoshida, K. Niitsu, N. Miura, T. Kuroda, H. Amano

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

22 Citations (Scopus)

Abstract

MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

Original language	English
Title of host publication	FPL 09
Subtitle of host publication	19th International Conference on Field Programmable Logic and Applications
Pages	6-11
Number of pages	6
DOIs	https://doi.org/10.1109/FPL.2009.5272565
Publication status	Published - 2009 Nov 25
Event	FPL 09: 19th International Conference on Field Programmable Logic and Applications - Prague, Czech Republic Duration: 2009 Aug 31 → 2009 Sept 2

Publication series

Name	FPL 09: 19th International Conference on Field Programmable Logic and Applications

Other

Other	FPL 09: 19th International Conference on Field Programmable Logic and Applications
Country/Territory	Czech Republic
City	Prague
Period	09/8/31 → 09/9/2

ASJC Scopus subject areas

Computational Theory and Mathematics
Computer Science Applications

Access to Document

10.1109/FPL.2009.5272565

Cite this

Saito, S., Kohama, Y., Sugimori, Y., Hasegawa, Y., Matsutani, H., Sano, T., Kasuga, K., Yoshida, Y., Niitsu, K., Miura, N., Kuroda, T., & Amano, H. (2009). MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. In FPL 09: 19th International Conference on Field Programmable Logic and Applications (pp. 6-11). [5272565] (FPL 09: 19th International Conference on Field Programmable Logic and Applications). https://doi.org/10.1109/FPL.2009.5272565

MuCCRA-Cube : A 3D dynamically reconfigurable processor with inductive-coupling link. / Saito, S.; Kohama, Y.; Sugimori, Y. et al.

FPL 09: 19th International Conference on Field Programmable Logic and Applications. 2009. p. 6-11 5272565 (FPL 09: 19th International Conference on Field Programmable Logic and Applications).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Saito, S, Kohama, Y, Sugimori, Y, Hasegawa, Y, Matsutani, H, Sano, T, Kasuga, K, Yoshida, Y, Niitsu, K, Miura, N, Kuroda, T & Amano, H 2009, MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. in FPL 09: 19th International Conference on Field Programmable Logic and Applications., 5272565, FPL 09: 19th International Conference on Field Programmable Logic and Applications, pp. 6-11, FPL 09: 19th International Conference on Field Programmable Logic and Applications, Prague, Czech Republic, 09/8/31. https://doi.org/10.1109/FPL.2009.5272565

Saito S, Kohama Y, Sugimori Y, Hasegawa Y, Matsutani H, Sano T et al. MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. In FPL 09: 19th International Conference on Field Programmable Logic and Applications. 2009. p. 6-11. 5272565. (FPL 09: 19th International Conference on Field Programmable Logic and Applications). doi: 10.1109/FPL.2009.5272565

@inproceedings{6a2403904dbc48e3bf6b28be279fe53a,

title = "MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link",

abstract = "MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.",

author = "S. Saito and Y. Kohama and Y. Sugimori and Y. Hasegawa and H. Matsutani and T. Sano and K. Kasuga and Y. Yoshida and K. Niitsu and N. Miura and T. Kuroda and H. Amano",

year = "2009",

month = nov,

day = "25",

doi = "10.1109/FPL.2009.5272565",

language = "English",

isbn = "9781424438921",

series = "FPL 09: 19th International Conference on Field Programmable Logic and Applications",

pages = "6--11",

booktitle = "FPL 09",

note = "FPL 09: 19th International Conference on Field Programmable Logic and Applications ; Conference date: 31-08-2009 Through 02-09-2009",

}

TY - GEN

T1 - MuCCRA-Cube

T2 - FPL 09: 19th International Conference on Field Programmable Logic and Applications

AU - Saito, S.

AU - Kohama, Y.

AU - Sugimori, Y.

AU - Hasegawa, Y.

AU - Matsutani, H.

AU - Sano, T.

AU - Kasuga, K.

AU - Yoshida, Y.

AU - Niitsu, K.

AU - Miura, N.

AU - Kuroda, T.

AU - Amano, H.

PY - 2009/11/25

Y1 - 2009/11/25

N2 - MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

AB - MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

UR - http://www.scopus.com/inward/record.url?scp=70450092775&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70450092775&partnerID=8YFLogxK

U2 - 10.1109/FPL.2009.5272565

DO - 10.1109/FPL.2009.5272565

M3 - Conference contribution

AN - SCOPUS:70450092775

SN - 9781424438921

T3 - FPL 09: 19th International Conference on Field Programmable Logic and Applications

SP - 6

EP - 11

BT - FPL 09

Y2 - 31 August 2009 through 2 September 2009

ER -

MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this