MuCCRA-Cube

A 3D dynamically reconfigurable processor with inductive-coupling link

S. Saito, Y. Kohama, Y. Sugimori, Y. Hasegawa, Hiroki Matsutani, T. Sano, K. Kasuga, Y. Yoshida, K. Niitsu, N. Miura, Tadahiro Kuroda, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

21 Citations (Scopus)

Abstract

MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

Original languageEnglish
Title of host publicationFPL 09: 19th International Conference on Field Programmable Logic and Applications
Pages6-11
Number of pages6
DOIs
Publication statusPublished - 2009
EventFPL 09: 19th International Conference on Field Programmable Logic and Applications - Prague, Czech Republic
Duration: 2009 Aug 312009 Sep 2

Other

OtherFPL 09: 19th International Conference on Field Programmable Logic and Applications
CountryCzech Republic
CityPrague
Period09/8/3109/9/2

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Science Applications

Cite this

Saito, S., Kohama, Y., Sugimori, Y., Hasegawa, Y., Matsutani, H., Sano, T., ... Amano, H. (2009). MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. In FPL 09: 19th International Conference on Field Programmable Logic and Applications (pp. 6-11). [5272565] https://doi.org/10.1109/FPL.2009.5272565

MuCCRA-Cube : A 3D dynamically reconfigurable processor with inductive-coupling link. / Saito, S.; Kohama, Y.; Sugimori, Y.; Hasegawa, Y.; Matsutani, Hiroki; Sano, T.; Kasuga, K.; Yoshida, Y.; Niitsu, K.; Miura, N.; Kuroda, Tadahiro; Amano, Hideharu.

FPL 09: 19th International Conference on Field Programmable Logic and Applications. 2009. p. 6-11 5272565.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Saito, S, Kohama, Y, Sugimori, Y, Hasegawa, Y, Matsutani, H, Sano, T, Kasuga, K, Yoshida, Y, Niitsu, K, Miura, N, Kuroda, T & Amano, H 2009, MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. in FPL 09: 19th International Conference on Field Programmable Logic and Applications., 5272565, pp. 6-11, FPL 09: 19th International Conference on Field Programmable Logic and Applications, Prague, Czech Republic, 09/8/31. https://doi.org/10.1109/FPL.2009.5272565
Saito S, Kohama Y, Sugimori Y, Hasegawa Y, Matsutani H, Sano T et al. MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. In FPL 09: 19th International Conference on Field Programmable Logic and Applications. 2009. p. 6-11. 5272565 https://doi.org/10.1109/FPL.2009.5272565
Saito, S. ; Kohama, Y. ; Sugimori, Y. ; Hasegawa, Y. ; Matsutani, Hiroki ; Sano, T. ; Kasuga, K. ; Yoshida, Y. ; Niitsu, K. ; Miura, N. ; Kuroda, Tadahiro ; Amano, Hideharu. / MuCCRA-Cube : A 3D dynamically reconfigurable processor with inductive-coupling link. FPL 09: 19th International Conference on Field Programmable Logic and Applications. 2009. pp. 6-11
@inproceedings{6a2403904dbc48e3bf6b28be279fe53a,
title = "MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link",
abstract = "MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31{\%} compared to that using a single chip.",
author = "S. Saito and Y. Kohama and Y. Sugimori and Y. Hasegawa and Hiroki Matsutani and T. Sano and K. Kasuga and Y. Yoshida and K. Niitsu and N. Miura and Tadahiro Kuroda and Hideharu Amano",
year = "2009",
doi = "10.1109/FPL.2009.5272565",
language = "English",
isbn = "9781424438921",
pages = "6--11",
booktitle = "FPL 09: 19th International Conference on Field Programmable Logic and Applications",

}

TY - GEN

T1 - MuCCRA-Cube

T2 - A 3D dynamically reconfigurable processor with inductive-coupling link

AU - Saito, S.

AU - Kohama, Y.

AU - Sugimori, Y.

AU - Hasegawa, Y.

AU - Matsutani, Hiroki

AU - Sano, T.

AU - Kasuga, K.

AU - Yoshida, Y.

AU - Niitsu, K.

AU - Miura, N.

AU - Kuroda, Tadahiro

AU - Amano, Hideharu

PY - 2009

Y1 - 2009

N2 - MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

AB - MuCCRA-Cube is a scalable three dimensional dynamically reconfigurable processor. By stacking multiple dies connected with inductive-coupling links, the number of PE array can be increased so that the required performance is achieved. A prototype chip with 90nm CMOS process consisting of four dies each of which has a 4 x 4 PE array was implemented. The vertical link achieved 7.2Gb/s/chip, and the average execution time is reduced to 31% compared to that using a single chip.

UR - http://www.scopus.com/inward/record.url?scp=70450092775&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70450092775&partnerID=8YFLogxK

U2 - 10.1109/FPL.2009.5272565

DO - 10.1109/FPL.2009.5272565

M3 - Conference contribution

SN - 9781424438921

SP - 6

EP - 11

BT - FPL 09: 19th International Conference on Field Programmable Logic and Applications

ER -