MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories

Koya Mitsuzuka, Yuta Tokusashi, Hiroki Matsutani

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Message queuing systems that deliver messages from publishers to subscribers play an important role to collect data from IoT devices. Traditional message queuing systems have improved their performance in the context of transferring log data from publishers such as Web servers to subscribers that analyze the log data. In this case, both publishers and subscribers have been assumed to have enough buffer capacity and can transfer data as jumbo frame packets for high efficiency. In recent IoT applications, however, publishers are small sensors or edge devices with low-power processors and limited memory capacity. Vast numbers of such publishers produce relatively small packets. Such a lot of small messages significantly decrease the efficiency of conventional message queuing systems. To address this issue, a dedicated message queuing logic can be implemented on FPGA-based network interface card (FPGA NIC). However, a serious issue of such in-NIC approach is a limited memory capacity on the FPGA NIC. To handle message overflow of the in-NIC cache, in this paper, it is combined with a large in-kernel software cache. More specifically, we propose a multilevel message queuing cache combining in-NIC and in-kernel memories, called MultiMQC. The multilevel cache improves the read performance. Regarding the write performance, MultiMQC introduces a batch transfer that packs small incoming messages into a single batch. We implemented MultiMQC using NetFPGA-SUME board as in-NIC cache and Linux Netfilter framework as in-kernel cache. The experimental results demonstrate that the write throughput is increased in proportion to the batch size. When pull requests hit in the in-NIC cache, the read throughput reaches 95.8% of 10GbE line rate in four 10GbE interfaces.

Original languageEnglish
Title of host publicationProceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages137-144
Number of pages8
ISBN (Electronic)9781728102139
DOIs
Publication statusPublished - 2018 Dec 1
Event17th International Conference on Field-Programmable Technology, FPT 2018 - Naha, Okinawa, Japan
Duration: 2018 Dec 102018 Dec 14

Publication series

NameProceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018

Conference

Conference17th International Conference on Field-Programmable Technology, FPT 2018
CountryJapan
CityNaha, Okinawa
Period18/12/1018/12/14

Fingerprint

Data storage equipment
Interfaces (computer)
Field programmable gate arrays (FPGA)
Throughput
Data transfer
Servers
Sensors
Internet of things
Linux

Keywords

  • Message Queuing

ASJC Scopus subject areas

  • Software
  • Computer Science Applications
  • Hardware and Architecture

Cite this

Mitsuzuka, K., Tokusashi, Y., & Matsutani, H. (2018). MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories. In Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018 (pp. 137-144). [8742304] (Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPT.2018.00029

MultiMQC : A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories. / Mitsuzuka, Koya; Tokusashi, Yuta; Matsutani, Hiroki.

Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 137-144 8742304 (Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mitsuzuka, K, Tokusashi, Y & Matsutani, H 2018, MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories. in Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018., 8742304, Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018, Institute of Electrical and Electronics Engineers Inc., pp. 137-144, 17th International Conference on Field-Programmable Technology, FPT 2018, Naha, Okinawa, Japan, 18/12/10. https://doi.org/10.1109/FPT.2018.00029
Mitsuzuka K, Tokusashi Y, Matsutani H. MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories. In Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 137-144. 8742304. (Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018). https://doi.org/10.1109/FPT.2018.00029
Mitsuzuka, Koya ; Tokusashi, Yuta ; Matsutani, Hiroki. / MultiMQC : A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories. Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 137-144 (Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018).
@inproceedings{6022b968bcd04047906473cebf6927ca,
title = "MultiMQC: A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories",
abstract = "Message queuing systems that deliver messages from publishers to subscribers play an important role to collect data from IoT devices. Traditional message queuing systems have improved their performance in the context of transferring log data from publishers such as Web servers to subscribers that analyze the log data. In this case, both publishers and subscribers have been assumed to have enough buffer capacity and can transfer data as jumbo frame packets for high efficiency. In recent IoT applications, however, publishers are small sensors or edge devices with low-power processors and limited memory capacity. Vast numbers of such publishers produce relatively small packets. Such a lot of small messages significantly decrease the efficiency of conventional message queuing systems. To address this issue, a dedicated message queuing logic can be implemented on FPGA-based network interface card (FPGA NIC). However, a serious issue of such in-NIC approach is a limited memory capacity on the FPGA NIC. To handle message overflow of the in-NIC cache, in this paper, it is combined with a large in-kernel software cache. More specifically, we propose a multilevel message queuing cache combining in-NIC and in-kernel memories, called MultiMQC. The multilevel cache improves the read performance. Regarding the write performance, MultiMQC introduces a batch transfer that packs small incoming messages into a single batch. We implemented MultiMQC using NetFPGA-SUME board as in-NIC cache and Linux Netfilter framework as in-kernel cache. The experimental results demonstrate that the write throughput is increased in proportion to the batch size. When pull requests hit in the in-NIC cache, the read throughput reaches 95.8{\%} of 10GbE line rate in four 10GbE interfaces.",
keywords = "Message Queuing",
author = "Koya Mitsuzuka and Yuta Tokusashi and Hiroki Matsutani",
year = "2018",
month = "12",
day = "1",
doi = "10.1109/FPT.2018.00029",
language = "English",
series = "Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "137--144",
booktitle = "Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018",

}

TY - GEN

T1 - MultiMQC

T2 - A Multilevel Message Queuing Cache Combining In-NIC and In-Kernel Memories

AU - Mitsuzuka, Koya

AU - Tokusashi, Yuta

AU - Matsutani, Hiroki

PY - 2018/12/1

Y1 - 2018/12/1

N2 - Message queuing systems that deliver messages from publishers to subscribers play an important role to collect data from IoT devices. Traditional message queuing systems have improved their performance in the context of transferring log data from publishers such as Web servers to subscribers that analyze the log data. In this case, both publishers and subscribers have been assumed to have enough buffer capacity and can transfer data as jumbo frame packets for high efficiency. In recent IoT applications, however, publishers are small sensors or edge devices with low-power processors and limited memory capacity. Vast numbers of such publishers produce relatively small packets. Such a lot of small messages significantly decrease the efficiency of conventional message queuing systems. To address this issue, a dedicated message queuing logic can be implemented on FPGA-based network interface card (FPGA NIC). However, a serious issue of such in-NIC approach is a limited memory capacity on the FPGA NIC. To handle message overflow of the in-NIC cache, in this paper, it is combined with a large in-kernel software cache. More specifically, we propose a multilevel message queuing cache combining in-NIC and in-kernel memories, called MultiMQC. The multilevel cache improves the read performance. Regarding the write performance, MultiMQC introduces a batch transfer that packs small incoming messages into a single batch. We implemented MultiMQC using NetFPGA-SUME board as in-NIC cache and Linux Netfilter framework as in-kernel cache. The experimental results demonstrate that the write throughput is increased in proportion to the batch size. When pull requests hit in the in-NIC cache, the read throughput reaches 95.8% of 10GbE line rate in four 10GbE interfaces.

AB - Message queuing systems that deliver messages from publishers to subscribers play an important role to collect data from IoT devices. Traditional message queuing systems have improved their performance in the context of transferring log data from publishers such as Web servers to subscribers that analyze the log data. In this case, both publishers and subscribers have been assumed to have enough buffer capacity and can transfer data as jumbo frame packets for high efficiency. In recent IoT applications, however, publishers are small sensors or edge devices with low-power processors and limited memory capacity. Vast numbers of such publishers produce relatively small packets. Such a lot of small messages significantly decrease the efficiency of conventional message queuing systems. To address this issue, a dedicated message queuing logic can be implemented on FPGA-based network interface card (FPGA NIC). However, a serious issue of such in-NIC approach is a limited memory capacity on the FPGA NIC. To handle message overflow of the in-NIC cache, in this paper, it is combined with a large in-kernel software cache. More specifically, we propose a multilevel message queuing cache combining in-NIC and in-kernel memories, called MultiMQC. The multilevel cache improves the read performance. Regarding the write performance, MultiMQC introduces a batch transfer that packs small incoming messages into a single batch. We implemented MultiMQC using NetFPGA-SUME board as in-NIC cache and Linux Netfilter framework as in-kernel cache. The experimental results demonstrate that the write throughput is increased in proportion to the batch size. When pull requests hit in the in-NIC cache, the read throughput reaches 95.8% of 10GbE line rate in four 10GbE interfaces.

KW - Message Queuing

UR - http://www.scopus.com/inward/record.url?scp=85068328022&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85068328022&partnerID=8YFLogxK

U2 - 10.1109/FPT.2018.00029

DO - 10.1109/FPT.2018.00029

M3 - Conference contribution

AN - SCOPUS:85068328022

T3 - Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018

SP - 137

EP - 144

BT - Proceedings - 2018 International Conference on Field-Programmable Technology, FPT 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -