Neural network parallel computing for multi-layer channel routing problems

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Multi-layer channel routing is one of cumbersome jobs in automatic layout design of VLSI chips and PCBs. As VLSI chips have been used in every field of electrical engineering, it becomes more important to reduce the layout design time. With the advancement of the VLSI technology, four-layer problems can be treated and the algorithms for more than four-layer problems will be demanded in the near future. Proposed algorithm can treat 2 × n-layer problems in parallel. In this paper, the algorithm is introduced and implemented on a multiprocessor system. By minimizing the communication overhead and load unbalance between processors, the performance with 8 processors is improved by between 6 and 6.5 times compared with the sequential version.

Original languageEnglish
Pages (from-to)141-156
Number of pages16
JournalNeurocomputing
Volume8
Issue number2
DOIs
Publication statusPublished - 1995

Fingerprint

Parallel processing systems
Neural networks
Polychlorinated Biphenyls
Electrical engineering
Polychlorinated biphenyls
Technology
Communication

Keywords

  • Channel routing
  • Hopfield neural network
  • Multiprocessor
  • VLSI layout

ASJC Scopus subject areas

  • Artificial Intelligence
  • Computer Science Applications
  • Cognitive Neuroscience
  • Cellular and Molecular Neuroscience

Cite this

Neural network parallel computing for multi-layer channel routing problems. / Suzuki, Kyotaro; Amano, Hideharu; Takefuji, Yoshiyasu.

In: Neurocomputing, Vol. 8, No. 2, 1995, p. 141-156.

Research output: Contribution to journalArticle

@article{bd8c7b386dc145f885d9ae774c523c79,
title = "Neural network parallel computing for multi-layer channel routing problems",
abstract = "Multi-layer channel routing is one of cumbersome jobs in automatic layout design of VLSI chips and PCBs. As VLSI chips have been used in every field of electrical engineering, it becomes more important to reduce the layout design time. With the advancement of the VLSI technology, four-layer problems can be treated and the algorithms for more than four-layer problems will be demanded in the near future. Proposed algorithm can treat 2 × n-layer problems in parallel. In this paper, the algorithm is introduced and implemented on a multiprocessor system. By minimizing the communication overhead and load unbalance between processors, the performance with 8 processors is improved by between 6 and 6.5 times compared with the sequential version.",
keywords = "Channel routing, Hopfield neural network, Multiprocessor, VLSI layout",
author = "Kyotaro Suzuki and Hideharu Amano and Yoshiyasu Takefuji",
year = "1995",
doi = "10.1016/0925-2312(94)00014-J",
language = "English",
volume = "8",
pages = "141--156",
journal = "Neurocomputing",
issn = "0925-2312",
publisher = "Elsevier",
number = "2",

}

TY - JOUR

T1 - Neural network parallel computing for multi-layer channel routing problems

AU - Suzuki, Kyotaro

AU - Amano, Hideharu

AU - Takefuji, Yoshiyasu

PY - 1995

Y1 - 1995

N2 - Multi-layer channel routing is one of cumbersome jobs in automatic layout design of VLSI chips and PCBs. As VLSI chips have been used in every field of electrical engineering, it becomes more important to reduce the layout design time. With the advancement of the VLSI technology, four-layer problems can be treated and the algorithms for more than four-layer problems will be demanded in the near future. Proposed algorithm can treat 2 × n-layer problems in parallel. In this paper, the algorithm is introduced and implemented on a multiprocessor system. By minimizing the communication overhead and load unbalance between processors, the performance with 8 processors is improved by between 6 and 6.5 times compared with the sequential version.

AB - Multi-layer channel routing is one of cumbersome jobs in automatic layout design of VLSI chips and PCBs. As VLSI chips have been used in every field of electrical engineering, it becomes more important to reduce the layout design time. With the advancement of the VLSI technology, four-layer problems can be treated and the algorithms for more than four-layer problems will be demanded in the near future. Proposed algorithm can treat 2 × n-layer problems in parallel. In this paper, the algorithm is introduced and implemented on a multiprocessor system. By minimizing the communication overhead and load unbalance between processors, the performance with 8 processors is improved by between 6 and 6.5 times compared with the sequential version.

KW - Channel routing

KW - Hopfield neural network

KW - Multiprocessor

KW - VLSI layout

UR - http://www.scopus.com/inward/record.url?scp=0029329093&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029329093&partnerID=8YFLogxK

U2 - 10.1016/0925-2312(94)00014-J

DO - 10.1016/0925-2312(94)00014-J

M3 - Article

AN - SCOPUS:0029329093

VL - 8

SP - 141

EP - 156

JO - Neurocomputing

JF - Neurocomputing

SN - 0925-2312

IS - 2

ER -