Nonvolatile Si quantum memory with self-aligned doubly-stacked dots

Ryuji Ohba, Naoharu Sugiyama, Ken Uchida, Junji Koga, Akira Toriumi

Research output: Contribution to journalArticle

107 Citations (Scopus)

Abstract

We propose a novel Si dot memory whose floating gate consists of self-aligned doubly stacked Si dots. A lower Si dot exists immediately below an upper dot and lies between thin tunnel oxides. It is experimentally shown that charge retention is improved compared to the usual single-layer Si dot memory. A theoretical model considering quantum confinement and Coulomb blockade in lower Si dot explains the experimental results consistently, and shows that charge retention is improved exponentially by lower dot size scaling. It is shown that the retention improvement by lower dot scaling is possible, keeping the same write/erase speed as single dot memory, when the tunnel oxide thickness is adjusted simultaneously.

Original languageEnglish
Pages (from-to)1392-1398
Number of pages7
JournalIEEE Transactions on Electron Devices
Volume49
Issue number8
DOIs
Publication statusPublished - 2002 Aug
Externally publishedYes

Fingerprint

Data storage equipment
Oxides
tunnels
Tunnels
Coulomb blockade
scaling
Quantum confinement
oxides
floating

Keywords

  • Coulomb blockade
  • Doubly-stacked
  • Memory
  • Nanocrystal
  • Nonvolatile
  • Quantum confinement
  • Quantum dot
  • Self-align
  • Si

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Physics and Astronomy (miscellaneous)

Cite this

Nonvolatile Si quantum memory with self-aligned doubly-stacked dots. / Ohba, Ryuji; Sugiyama, Naoharu; Uchida, Ken; Koga, Junji; Toriumi, Akira.

In: IEEE Transactions on Electron Devices, Vol. 49, No. 8, 08.2002, p. 1392-1398.

Research output: Contribution to journalArticle

Ohba, R, Sugiyama, N, Uchida, K, Koga, J & Toriumi, A 2002, 'Nonvolatile Si quantum memory with self-aligned doubly-stacked dots', IEEE Transactions on Electron Devices, vol. 49, no. 8, pp. 1392-1398. https://doi.org/10.1109/TED.2002.801296
Ohba, Ryuji ; Sugiyama, Naoharu ; Uchida, Ken ; Koga, Junji ; Toriumi, Akira. / Nonvolatile Si quantum memory with self-aligned doubly-stacked dots. In: IEEE Transactions on Electron Devices. 2002 ; Vol. 49, No. 8. pp. 1392-1398.
@article{5c68f738b2014ec4bff2712bceebd4a8,
title = "Nonvolatile Si quantum memory with self-aligned doubly-stacked dots",
abstract = "We propose a novel Si dot memory whose floating gate consists of self-aligned doubly stacked Si dots. A lower Si dot exists immediately below an upper dot and lies between thin tunnel oxides. It is experimentally shown that charge retention is improved compared to the usual single-layer Si dot memory. A theoretical model considering quantum confinement and Coulomb blockade in lower Si dot explains the experimental results consistently, and shows that charge retention is improved exponentially by lower dot size scaling. It is shown that the retention improvement by lower dot scaling is possible, keeping the same write/erase speed as single dot memory, when the tunnel oxide thickness is adjusted simultaneously.",
keywords = "Coulomb blockade, Doubly-stacked, Memory, Nanocrystal, Nonvolatile, Quantum confinement, Quantum dot, Self-align, Si",
author = "Ryuji Ohba and Naoharu Sugiyama and Ken Uchida and Junji Koga and Akira Toriumi",
year = "2002",
month = "8",
doi = "10.1109/TED.2002.801296",
language = "English",
volume = "49",
pages = "1392--1398",
journal = "IEEE Transactions on Electron Devices",
issn = "0018-9383",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "8",

}

TY - JOUR

T1 - Nonvolatile Si quantum memory with self-aligned doubly-stacked dots

AU - Ohba, Ryuji

AU - Sugiyama, Naoharu

AU - Uchida, Ken

AU - Koga, Junji

AU - Toriumi, Akira

PY - 2002/8

Y1 - 2002/8

N2 - We propose a novel Si dot memory whose floating gate consists of self-aligned doubly stacked Si dots. A lower Si dot exists immediately below an upper dot and lies between thin tunnel oxides. It is experimentally shown that charge retention is improved compared to the usual single-layer Si dot memory. A theoretical model considering quantum confinement and Coulomb blockade in lower Si dot explains the experimental results consistently, and shows that charge retention is improved exponentially by lower dot size scaling. It is shown that the retention improvement by lower dot scaling is possible, keeping the same write/erase speed as single dot memory, when the tunnel oxide thickness is adjusted simultaneously.

AB - We propose a novel Si dot memory whose floating gate consists of self-aligned doubly stacked Si dots. A lower Si dot exists immediately below an upper dot and lies between thin tunnel oxides. It is experimentally shown that charge retention is improved compared to the usual single-layer Si dot memory. A theoretical model considering quantum confinement and Coulomb blockade in lower Si dot explains the experimental results consistently, and shows that charge retention is improved exponentially by lower dot size scaling. It is shown that the retention improvement by lower dot scaling is possible, keeping the same write/erase speed as single dot memory, when the tunnel oxide thickness is adjusted simultaneously.

KW - Coulomb blockade

KW - Doubly-stacked

KW - Memory

KW - Nanocrystal

KW - Nonvolatile

KW - Quantum confinement

KW - Quantum dot

KW - Self-align

KW - Si

UR - http://www.scopus.com/inward/record.url?scp=0036685431&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036685431&partnerID=8YFLogxK

U2 - 10.1109/TED.2002.801296

DO - 10.1109/TED.2002.801296

M3 - Article

AN - SCOPUS:0036685431

VL - 49

SP - 1392

EP - 1398

JO - IEEE Transactions on Electron Devices

JF - IEEE Transactions on Electron Devices

SN - 0018-9383

IS - 8

ER -