Novel approach to realizing flexible transport systems using reconfigurable hardware

Kazuhisa Yamada, Kazuhiro Hayashi, Toshiaki Miyazaki, Kazuhiro Shirakawa, Naohisa Ohta

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper discusses a novel approach to realizing a flexible high speed signal transport system for the multimedia network. We propose a flexible transport system architecture based on reconfigurable hardware. The proposed architecture realizes all the functions needed for high speed telecommunication systems which include physical interfaces, programmable buffer memory, bi-directional processing, multiclock processing and co-processing using dedicated processors for higher layer processing. We develop an experimental prototype system using the custom designed reconfigurable hardware called PROTEUS. We also discuss a design methodology for achieving flexible transport systems. Experimental results for 156Mbps SDH/ATM processing circuits are shown. Our experimental results show the feasibility of achieving both flexibility and high speed processing in high speed digital transport systems.

Original languageEnglish
Title of host publicationConference Record / IEEE Global Telecommunications Conference
Pages67-71
Number of pages5
Volume1
Publication statusPublished - 1995
EventProceedings of the 1995 IEEE Global Telecommunications Conference. Part 2 (of 3) - Singapore, Singapore
Duration: 1995 Nov 141995 Nov 16

Other

OtherProceedings of the 1995 IEEE Global Telecommunications Conference. Part 2 (of 3)
CitySingapore, Singapore
Period95/11/1495/11/16

Fingerprint

Reconfigurable hardware
hardware
Processing
airborne thematic mapper
multimedia
telecommunication
Telecommunication systems
Automatic teller machines
Interfaces (computer)
methodology
speed
transport system
Data storage equipment
Networks (circuits)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Global and Planetary Change

Cite this

Yamada, K., Hayashi, K., Miyazaki, T., Shirakawa, K., & Ohta, N. (1995). Novel approach to realizing flexible transport systems using reconfigurable hardware. In Conference Record / IEEE Global Telecommunications Conference (Vol. 1, pp. 67-71)

Novel approach to realizing flexible transport systems using reconfigurable hardware. / Yamada, Kazuhisa; Hayashi, Kazuhiro; Miyazaki, Toshiaki; Shirakawa, Kazuhiro; Ohta, Naohisa.

Conference Record / IEEE Global Telecommunications Conference. Vol. 1 1995. p. 67-71.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamada, K, Hayashi, K, Miyazaki, T, Shirakawa, K & Ohta, N 1995, Novel approach to realizing flexible transport systems using reconfigurable hardware. in Conference Record / IEEE Global Telecommunications Conference. vol. 1, pp. 67-71, Proceedings of the 1995 IEEE Global Telecommunications Conference. Part 2 (of 3), Singapore, Singapore, 95/11/14.
Yamada K, Hayashi K, Miyazaki T, Shirakawa K, Ohta N. Novel approach to realizing flexible transport systems using reconfigurable hardware. In Conference Record / IEEE Global Telecommunications Conference. Vol. 1. 1995. p. 67-71
Yamada, Kazuhisa ; Hayashi, Kazuhiro ; Miyazaki, Toshiaki ; Shirakawa, Kazuhiro ; Ohta, Naohisa. / Novel approach to realizing flexible transport systems using reconfigurable hardware. Conference Record / IEEE Global Telecommunications Conference. Vol. 1 1995. pp. 67-71
@inproceedings{db18fdb21ab949679297c01313d28034,
title = "Novel approach to realizing flexible transport systems using reconfigurable hardware",
abstract = "This paper discusses a novel approach to realizing a flexible high speed signal transport system for the multimedia network. We propose a flexible transport system architecture based on reconfigurable hardware. The proposed architecture realizes all the functions needed for high speed telecommunication systems which include physical interfaces, programmable buffer memory, bi-directional processing, multiclock processing and co-processing using dedicated processors for higher layer processing. We develop an experimental prototype system using the custom designed reconfigurable hardware called PROTEUS. We also discuss a design methodology for achieving flexible transport systems. Experimental results for 156Mbps SDH/ATM processing circuits are shown. Our experimental results show the feasibility of achieving both flexibility and high speed processing in high speed digital transport systems.",
author = "Kazuhisa Yamada and Kazuhiro Hayashi and Toshiaki Miyazaki and Kazuhiro Shirakawa and Naohisa Ohta",
year = "1995",
language = "English",
volume = "1",
pages = "67--71",
booktitle = "Conference Record / IEEE Global Telecommunications Conference",

}

TY - GEN

T1 - Novel approach to realizing flexible transport systems using reconfigurable hardware

AU - Yamada, Kazuhisa

AU - Hayashi, Kazuhiro

AU - Miyazaki, Toshiaki

AU - Shirakawa, Kazuhiro

AU - Ohta, Naohisa

PY - 1995

Y1 - 1995

N2 - This paper discusses a novel approach to realizing a flexible high speed signal transport system for the multimedia network. We propose a flexible transport system architecture based on reconfigurable hardware. The proposed architecture realizes all the functions needed for high speed telecommunication systems which include physical interfaces, programmable buffer memory, bi-directional processing, multiclock processing and co-processing using dedicated processors for higher layer processing. We develop an experimental prototype system using the custom designed reconfigurable hardware called PROTEUS. We also discuss a design methodology for achieving flexible transport systems. Experimental results for 156Mbps SDH/ATM processing circuits are shown. Our experimental results show the feasibility of achieving both flexibility and high speed processing in high speed digital transport systems.

AB - This paper discusses a novel approach to realizing a flexible high speed signal transport system for the multimedia network. We propose a flexible transport system architecture based on reconfigurable hardware. The proposed architecture realizes all the functions needed for high speed telecommunication systems which include physical interfaces, programmable buffer memory, bi-directional processing, multiclock processing and co-processing using dedicated processors for higher layer processing. We develop an experimental prototype system using the custom designed reconfigurable hardware called PROTEUS. We also discuss a design methodology for achieving flexible transport systems. Experimental results for 156Mbps SDH/ATM processing circuits are shown. Our experimental results show the feasibility of achieving both flexibility and high speed processing in high speed digital transport systems.

UR - http://www.scopus.com/inward/record.url?scp=0029487158&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029487158&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029487158

VL - 1

SP - 67

EP - 71

BT - Conference Record / IEEE Global Telecommunications Conference

ER -