Optimization and control of VDD and VTH for low-power, high-speed CMOS design

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

It is essential to control VDD and VTH for low-power, high-speed CMOS design. In this paper, it is shown that these two parameters can be controlled by designers as objectives of design optimization to find better trade-offs between power and speed. Quantitative analysis of trade-offs between power and speed is presented. Some of the popular circuit techniques and design examples to control VDD and VTH are introduced. A simple theory to compute optimum multiple VDD's and VTH's is described. Scaling scenarios of variable and/or multiple VDD's and VTH's is discussed to show future technology directions.

Original languageEnglish
Title of host publicationIEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Pages28-34
Number of pages7
DOIs
Publication statusPublished - 2002
EventIEEE/ACM International Conference on Computer Aided Design (ICCAD) - San Jose, CA, United States
Duration: 2002 Nov 102002 Nov 14

Other

OtherIEEE/ACM International Conference on Computer Aided Design (ICCAD)
CountryUnited States
CitySan Jose, CA
Period02/11/1002/11/14

Fingerprint

Networks (circuits)
Chemical analysis
Design optimization

ASJC Scopus subject areas

  • Software

Cite this

Kuroda, T. (2002). Optimization and control of VDD and VTH for low-power, high-speed CMOS design. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (pp. 28-34) https://doi.org/10.1145/774572.774577

Optimization and control of VDD and VTH for low-power, high-speed CMOS design. / Kuroda, Tadahiro.

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers. 2002. p. 28-34.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuroda, T 2002, Optimization and control of VDD and VTH for low-power, high-speed CMOS design. in IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers. pp. 28-34, IEEE/ACM International Conference on Computer Aided Design (ICCAD), San Jose, CA, United States, 02/11/10. https://doi.org/10.1145/774572.774577
Kuroda T. Optimization and control of VDD and VTH for low-power, high-speed CMOS design. In IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers. 2002. p. 28-34 https://doi.org/10.1145/774572.774577
Kuroda, Tadahiro. / Optimization and control of VDD and VTH for low-power, high-speed CMOS design. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers. 2002. pp. 28-34
@inproceedings{f300383af58f4ddbb1a946680850b290,
title = "Optimization and control of VDD and VTH for low-power, high-speed CMOS design",
abstract = "It is essential to control VDD and VTH for low-power, high-speed CMOS design. In this paper, it is shown that these two parameters can be controlled by designers as objectives of design optimization to find better trade-offs between power and speed. Quantitative analysis of trade-offs between power and speed is presented. Some of the popular circuit techniques and design examples to control VDD and VTH are introduced. A simple theory to compute optimum multiple VDD's and VTH's is described. Scaling scenarios of variable and/or multiple VDD's and VTH's is discussed to show future technology directions.",
author = "Tadahiro Kuroda",
year = "2002",
doi = "10.1145/774572.774577",
language = "English",
pages = "28--34",
booktitle = "IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers",

}

TY - GEN

T1 - Optimization and control of VDD and VTH for low-power, high-speed CMOS design

AU - Kuroda, Tadahiro

PY - 2002

Y1 - 2002

N2 - It is essential to control VDD and VTH for low-power, high-speed CMOS design. In this paper, it is shown that these two parameters can be controlled by designers as objectives of design optimization to find better trade-offs between power and speed. Quantitative analysis of trade-offs between power and speed is presented. Some of the popular circuit techniques and design examples to control VDD and VTH are introduced. A simple theory to compute optimum multiple VDD's and VTH's is described. Scaling scenarios of variable and/or multiple VDD's and VTH's is discussed to show future technology directions.

AB - It is essential to control VDD and VTH for low-power, high-speed CMOS design. In this paper, it is shown that these two parameters can be controlled by designers as objectives of design optimization to find better trade-offs between power and speed. Quantitative analysis of trade-offs between power and speed is presented. Some of the popular circuit techniques and design examples to control VDD and VTH are introduced. A simple theory to compute optimum multiple VDD's and VTH's is described. Scaling scenarios of variable and/or multiple VDD's and VTH's is discussed to show future technology directions.

UR - http://www.scopus.com/inward/record.url?scp=0036916198&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0036916198&partnerID=8YFLogxK

U2 - 10.1145/774572.774577

DO - 10.1145/774572.774577

M3 - Conference contribution

SP - 28

EP - 34

BT - IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

ER -