Overview of low-power ULSI circuit techniques

Tadahiro Kuroda, Takayasu Sakurai

Research output: Contribution to journalArticle

59 Citations (Scopus)

Abstract

The low-power circuit techniques for CMOS ULSIs are surveyed and the methods of compensating for the increased delay at low voltage are investigated. Reducing the load capacitance is the principal area of interest because it contributes to the improvement of both power dissipation and circuit speed. Pass-transistor logic is attracting attention as it requires fewer transistors and exhibits less stray capacitance than conventional CMOS static circuits. Variations in its circuit topology as well as a logic synthesis method are presented and studied. A great deal of research effort has been directed towards studying every portion of LSI circuits. The research achievements are categorized by parameters associated with the source of CMOS power dissipation and power use in a chip.

Original languageEnglish
Pages (from-to)334-344
Number of pages11
JournalIEICE Transactions on Electronics
VolumeE78-C
Issue number4
Publication statusPublished - 1995 Apr
Externally publishedYes

Fingerprint

ULSI circuits
Networks (circuits)
Energy dissipation
Transistors
Capacitance
LSI circuits
Electric network topology
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Overview of low-power ULSI circuit techniques. / Kuroda, Tadahiro; Sakurai, Takayasu.

In: IEICE Transactions on Electronics, Vol. E78-C, No. 4, 04.1995, p. 334-344.

Research output: Contribution to journalArticle

Kuroda, Tadahiro ; Sakurai, Takayasu. / Overview of low-power ULSI circuit techniques. In: IEICE Transactions on Electronics. 1995 ; Vol. E78-C, No. 4. pp. 334-344.
@article{ed679723f2724496bd527819b01150d9,
title = "Overview of low-power ULSI circuit techniques",
abstract = "The low-power circuit techniques for CMOS ULSIs are surveyed and the methods of compensating for the increased delay at low voltage are investigated. Reducing the load capacitance is the principal area of interest because it contributes to the improvement of both power dissipation and circuit speed. Pass-transistor logic is attracting attention as it requires fewer transistors and exhibits less stray capacitance than conventional CMOS static circuits. Variations in its circuit topology as well as a logic synthesis method are presented and studied. A great deal of research effort has been directed towards studying every portion of LSI circuits. The research achievements are categorized by parameters associated with the source of CMOS power dissipation and power use in a chip.",
author = "Tadahiro Kuroda and Takayasu Sakurai",
year = "1995",
month = "4",
language = "English",
volume = "E78-C",
pages = "334--344",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "4",

}

TY - JOUR

T1 - Overview of low-power ULSI circuit techniques

AU - Kuroda, Tadahiro

AU - Sakurai, Takayasu

PY - 1995/4

Y1 - 1995/4

N2 - The low-power circuit techniques for CMOS ULSIs are surveyed and the methods of compensating for the increased delay at low voltage are investigated. Reducing the load capacitance is the principal area of interest because it contributes to the improvement of both power dissipation and circuit speed. Pass-transistor logic is attracting attention as it requires fewer transistors and exhibits less stray capacitance than conventional CMOS static circuits. Variations in its circuit topology as well as a logic synthesis method are presented and studied. A great deal of research effort has been directed towards studying every portion of LSI circuits. The research achievements are categorized by parameters associated with the source of CMOS power dissipation and power use in a chip.

AB - The low-power circuit techniques for CMOS ULSIs are surveyed and the methods of compensating for the increased delay at low voltage are investigated. Reducing the load capacitance is the principal area of interest because it contributes to the improvement of both power dissipation and circuit speed. Pass-transistor logic is attracting attention as it requires fewer transistors and exhibits less stray capacitance than conventional CMOS static circuits. Variations in its circuit topology as well as a logic synthesis method are presented and studied. A great deal of research effort has been directed towards studying every portion of LSI circuits. The research achievements are categorized by parameters associated with the source of CMOS power dissipation and power use in a chip.

UR - http://www.scopus.com/inward/record.url?scp=0029290334&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029290334&partnerID=8YFLogxK

M3 - Article

VL - E78-C

SP - 334

EP - 344

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 4

ER -