Overview of low-power ULSI circuit techniques

Tadahiro Kuroda, Takayasu Sakurai

Research output: Contribution to journalArticle

62 Citations (Scopus)

Abstract

The low-power circuit techniques for CMOS ULSIs are surveyed and the methods of compensating for the increased delay at low voltage are investigated. Reducing the load capacitance is the principal area of interest because it contributes to the improvement of both power dissipation and circuit speed. Pass-transistor logic is attracting attention as it requires fewer transistors and exhibits less stray capacitance than conventional CMOS static circuits. Variations in its circuit topology as well as a logic synthesis method are presented and studied. A great deal of research effort has been directed towards studying every portion of LSI circuits. The research achievements are categorized by parameters associated with the source of CMOS power dissipation and power use in a chip.

Original languageEnglish
Pages (from-to)334-344
Number of pages11
JournalIEICE Transactions on Electronics
VolumeE78-C
Issue number4
Publication statusPublished - 1995 Apr 1
Externally publishedYes

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Overview of low-power ULSI circuit techniques'. Together they form a unique fingerprint.

  • Cite this

    Kuroda, T., & Sakurai, T. (1995). Overview of low-power ULSI circuit techniques. IEICE Transactions on Electronics, E78-C(4), 334-344.