P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS.

Tadahiro Kuroda, Hiroyuki Akiba, Hiroaki Suzuki, Takao Aoki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes p-well/n-well compatible CMOS device structure and processing for ASIC applications, together with a design methodology and a scaling scenario. Process optimization has been carried out with careful adjustment of impurity profiles. Equivalent characteristics have been realized in both processes in regard to transistor characteristics, speed performance and latch-up immunity. Scaling philosophy has also been established and its properties are demonstrated.

Original languageEnglish
Title of host publicationConference on Solid State Devices and Materials
PublisherBusiness Cent for Academic Soc Japan
Pages57-60
Number of pages4
ISBN (Print)493081314X
Publication statusPublished - 1986
Externally publishedYes

Fingerprint

Application specific integrated circuits
Transistors
Impurities
Processing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kuroda, T., Akiba, H., Suzuki, H., & Aoki, T. (1986). P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS. In Conference on Solid State Devices and Materials (pp. 57-60). Business Cent for Academic Soc Japan.

P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS. / Kuroda, Tadahiro; Akiba, Hiroyuki; Suzuki, Hiroaki; Aoki, Takao.

Conference on Solid State Devices and Materials. Business Cent for Academic Soc Japan, 1986. p. 57-60.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuroda, T, Akiba, H, Suzuki, H & Aoki, T 1986, P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS. in Conference on Solid State Devices and Materials. Business Cent for Academic Soc Japan, pp. 57-60.
Kuroda T, Akiba H, Suzuki H, Aoki T. P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS. In Conference on Solid State Devices and Materials. Business Cent for Academic Soc Japan. 1986. p. 57-60
Kuroda, Tadahiro ; Akiba, Hiroyuki ; Suzuki, Hiroaki ; Aoki, Takao. / P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS. Conference on Solid State Devices and Materials. Business Cent for Academic Soc Japan, 1986. pp. 57-60
@inproceedings{9978634717c94e4b8623fcd3893162c0,
title = "P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS.",
abstract = "This paper describes p-well/n-well compatible CMOS device structure and processing for ASIC applications, together with a design methodology and a scaling scenario. Process optimization has been carried out with careful adjustment of impurity profiles. Equivalent characteristics have been realized in both processes in regard to transistor characteristics, speed performance and latch-up immunity. Scaling philosophy has also been established and its properties are demonstrated.",
author = "Tadahiro Kuroda and Hiroyuki Akiba and Hiroaki Suzuki and Takao Aoki",
year = "1986",
language = "English",
isbn = "493081314X",
pages = "57--60",
booktitle = "Conference on Solid State Devices and Materials",
publisher = "Business Cent for Academic Soc Japan",

}

TY - GEN

T1 - P-WELL/N-WELL COMPATIBLE CMOS PROCESSING FOR ASIC APPLICATIONS.

AU - Kuroda, Tadahiro

AU - Akiba, Hiroyuki

AU - Suzuki, Hiroaki

AU - Aoki, Takao

PY - 1986

Y1 - 1986

N2 - This paper describes p-well/n-well compatible CMOS device structure and processing for ASIC applications, together with a design methodology and a scaling scenario. Process optimization has been carried out with careful adjustment of impurity profiles. Equivalent characteristics have been realized in both processes in regard to transistor characteristics, speed performance and latch-up immunity. Scaling philosophy has also been established and its properties are demonstrated.

AB - This paper describes p-well/n-well compatible CMOS device structure and processing for ASIC applications, together with a design methodology and a scaling scenario. Process optimization has been carried out with careful adjustment of impurity profiles. Equivalent characteristics have been realized in both processes in regard to transistor characteristics, speed performance and latch-up immunity. Scaling philosophy has also been established and its properties are demonstrated.

UR - http://www.scopus.com/inward/record.url?scp=0022863158&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022863158&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0022863158

SN - 493081314X

SP - 57

EP - 60

BT - Conference on Solid State Devices and Materials

PB - Business Cent for Academic Soc Japan

ER -