Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism

Yasuki Tanabe, Takashi Midorikawa, Daisuke Shiraishi, Masayoshi Shigeno, Toshihiro Hanawa, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

In this paper we evaluate the two component architectures for the MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MIN with Cache consistency mechanism (MINC). The PBSF is a high bandwidth MIN with three dimensional structure. The MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. The simulation result shows that (1) the MINC improves performance and (2) the PBSF with cache provides the sufficient throughput.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
EditorsH.R. Arabnia, Y. Mun, H.R. Arabnia, Y. Mun
Pages1148-1154
Number of pages7
Volume3
Publication statusPublished - 2003
EventProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications - Las Vegas, NV, United States
Duration: 2003 Jun 232003 Jun 26

Other

OtherProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
CountryUnited States
CityLas Vegas, NV
Period03/6/2303/6/26

Fingerprint

Throughput
Bandwidth

Keywords

  • Instruction level simulation
  • Multistage interconnection networks
  • Parallel architectures

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Computer Science Applications

Cite this

Tanabe, Y., Midorikawa, T., Shiraishi, D., Shigeno, M., Hanawa, T., & Amano, H. (2003). Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism. In H. R. Arabnia, Y. Mun, H. R. Arabnia, & Y. Mun (Eds.), Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications (Vol. 3, pp. 1148-1154)

Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism. / Tanabe, Yasuki; Midorikawa, Takashi; Shiraishi, Daisuke; Shigeno, Masayoshi; Hanawa, Toshihiro; Amano, Hideharu.

Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. ed. / H.R. Arabnia; Y. Mun; H.R. Arabnia; Y. Mun. Vol. 3 2003. p. 1148-1154.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tanabe, Y, Midorikawa, T, Shiraishi, D, Shigeno, M, Hanawa, T & Amano, H 2003, Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism. in HR Arabnia, Y Mun, HR Arabnia & Y Mun (eds), Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. vol. 3, pp. 1148-1154, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, Las Vegas, NV, United States, 03/6/23.
Tanabe Y, Midorikawa T, Shiraishi D, Shigeno M, Hanawa T, Amano H. Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism. In Arabnia HR, Mun Y, Arabnia HR, Mun Y, editors, Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. Vol. 3. 2003. p. 1148-1154
Tanabe, Yasuki ; Midorikawa, Takashi ; Shiraishi, Daisuke ; Shigeno, Masayoshi ; Hanawa, Toshihiro ; Amano, Hideharu. / Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism. Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications. editor / H.R. Arabnia ; Y. Mun ; H.R. Arabnia ; Y. Mun. Vol. 3 2003. pp. 1148-1154
@inproceedings{477f235350654fef8453a04278da4852,
title = "Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism",
abstract = "In this paper we evaluate the two component architectures for the MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MIN with Cache consistency mechanism (MINC). The PBSF is a high bandwidth MIN with three dimensional structure. The MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. The simulation result shows that (1) the MINC improves performance and (2) the PBSF with cache provides the sufficient throughput.",
keywords = "Instruction level simulation, Multistage interconnection networks, Parallel architectures",
author = "Yasuki Tanabe and Takashi Midorikawa and Daisuke Shiraishi and Masayoshi Shigeno and Toshihiro Hanawa and Hideharu Amano",
year = "2003",
language = "English",
isbn = "1892512416",
volume = "3",
pages = "1148--1154",
editor = "H.R. Arabnia and Y. Mun and H.R. Arabnia and Y. Mun",
booktitle = "Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications",

}

TY - GEN

T1 - Performance evaluation of 3-dimensional MIN with cache consistency maintenance mechanism

AU - Tanabe, Yasuki

AU - Midorikawa, Takashi

AU - Shiraishi, Daisuke

AU - Shigeno, Masayoshi

AU - Hanawa, Toshihiro

AU - Amano, Hideharu

PY - 2003

Y1 - 2003

N2 - In this paper we evaluate the two component architectures for the MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MIN with Cache consistency mechanism (MINC). The PBSF is a high bandwidth MIN with three dimensional structure. The MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. The simulation result shows that (1) the MINC improves performance and (2) the PBSF with cache provides the sufficient throughput.

AB - In this paper we evaluate the two component architectures for the MIN-connected multiprocessors: the Piled Banyan Switching Fabrics (PBSF) and MIN with Cache consistency mechanism (MINC). The PBSF is a high bandwidth MIN with three dimensional structure. The MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. The simulation result shows that (1) the MINC improves performance and (2) the PBSF with cache provides the sufficient throughput.

KW - Instruction level simulation

KW - Multistage interconnection networks

KW - Parallel architectures

UR - http://www.scopus.com/inward/record.url?scp=1642293469&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=1642293469&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:1642293469

SN - 1892512416

VL - 3

SP - 1148

EP - 1154

BT - Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications

A2 - Arabnia, H.R.

A2 - Mun, Y.

A2 - Arabnia, H.R.

A2 - Mun, Y.

ER -