Performance evaluation of instruction set architecture of MBP-light: A distributed memory controller for a large scale multiprocessor

Noriaki Suzuki, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The instruction set architecture of MBP-light, a dedicated processor for the DSM (Distributed Shared Memory) management of JUMP-1 is analyzed with a real prototype. The Buffer-Register Architecture proposed for MBP-core improves performance with 5.64% in the home cluster and 6.27% in a remote cluster. Only a special instruction for hashing cluster address is efficient and improves the performance with 2.80%, but other special instructions are almost useless. It appears that the dominant operations in the DSM management program are handling packet queues assigned into the local cluster. Thus, common RISC instructions, especially load/store instructions, are frequently used. Separating instruction and data memory improves performance with 33%. The results-suggest that another alternative which provides separate on-chip cache and instructions dedicated for packet queue management is advantageous.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2003
EditorsH.R. Arabnia, Y. Mun, H.R. Arabnia, Y. Mun
Pages1155-1161
Number of pages7
Publication statusPublished - 2003 Dec 1
EventProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications - Las Vegas, NV, United States
Duration: 2003 Jun 232003 Jun 26

Publication series

NameProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
Volume3

Other

OtherProceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications
CountryUnited States
CityLas Vegas, NV
Period03/6/2303/6/26

    Fingerprint

Keywords

  • CC-NUMA
  • DSM management
  • Instruction set architecture
  • JUMP-1

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Suzuki, N., & Amano, H. (2003). Performance evaluation of instruction set architecture of MBP-light: A distributed memory controller for a large scale multiprocessor. In H. R. Arabnia, Y. Mun, H. R. Arabnia, & Y. Mun (Eds.), Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, PDPTA 2003 (pp. 1155-1161). (Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications; Vol. 3).