Performance evaluation of TCP/IP over time-division multiplexing Ethernet

Kana Otawara, Masaaki Yamamoto, Takahiro Yakoh

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

S-TDMA is a concept to realize coexistence of RT (real-time) and non-RT traffic over switched Ethernet by separating them in a time-slot basis. Theoretically, coexistence is achieved even in multi-hop network if precise time synchronization among the all nodes on its communication path. However, since it is technically difficult, the construction of wide-area S-TDMA network was not yet achieved. This paper implemented S-TDMA switch on NetFPGA-1G-CML board with 1 Gbps Ethernet PHY, newly adding a few nanoseconds-level time synchronization and change-mode mechanism to the previously presented implementation. Remarkably, this implementation enabled to examine the degree of throughput deterioration of non-RT with change-mode in one S-TDMA switch. Previous works regarding S-TDMA switch have never researched this issue. From the result of 1 ms period, TCP throughput was 14:65 Mbps when non-RT time-slot occupies 90% of each period. It was the worst value and only 4% of the result when non-RT time-slot occupies 100%. Such value is considered not practical if S-TDMA network is constructed in the real Internet infrastructure. Thus, further approaches to enhance TCP performance are discussed.

Original languageEnglish
Title of host publicationProceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society
PublisherIEEE Computer Society
Pages4695-4700
Number of pages6
ISBN (Electronic)9781509034741
DOIs
Publication statusPublished - 2016 Dec 21
Event42nd Conference of the Industrial Electronics Society, IECON 2016 - Florence, Italy
Duration: 2016 Oct 242016 Oct 27

Other

Other42nd Conference of the Industrial Electronics Society, IECON 2016
CountryItaly
CityFlorence
Period16/10/2416/10/27

Fingerprint

Time division multiplexing
Time division multiple access
Ethernet
Switches
Synchronization
Throughput
Emitter coupled logic circuits
Deterioration
Internet
Communication

ASJC Scopus subject areas

  • Control and Systems Engineering
  • Electrical and Electronic Engineering

Cite this

Otawara, K., Yamamoto, M., & Yakoh, T. (2016). Performance evaluation of TCP/IP over time-division multiplexing Ethernet. In Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society (pp. 4695-4700). [7793998] IEEE Computer Society. https://doi.org/10.1109/IECON.2016.7793998

Performance evaluation of TCP/IP over time-division multiplexing Ethernet. / Otawara, Kana; Yamamoto, Masaaki; Yakoh, Takahiro.

Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society. IEEE Computer Society, 2016. p. 4695-4700 7793998.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Otawara, K, Yamamoto, M & Yakoh, T 2016, Performance evaluation of TCP/IP over time-division multiplexing Ethernet. in Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society., 7793998, IEEE Computer Society, pp. 4695-4700, 42nd Conference of the Industrial Electronics Society, IECON 2016, Florence, Italy, 16/10/24. https://doi.org/10.1109/IECON.2016.7793998
Otawara K, Yamamoto M, Yakoh T. Performance evaluation of TCP/IP over time-division multiplexing Ethernet. In Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society. IEEE Computer Society. 2016. p. 4695-4700. 7793998 https://doi.org/10.1109/IECON.2016.7793998
Otawara, Kana ; Yamamoto, Masaaki ; Yakoh, Takahiro. / Performance evaluation of TCP/IP over time-division multiplexing Ethernet. Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society. IEEE Computer Society, 2016. pp. 4695-4700
@inproceedings{56309c8321094365af62ef7e2c03c7b5,
title = "Performance evaluation of TCP/IP over time-division multiplexing Ethernet",
abstract = "S-TDMA is a concept to realize coexistence of RT (real-time) and non-RT traffic over switched Ethernet by separating them in a time-slot basis. Theoretically, coexistence is achieved even in multi-hop network if precise time synchronization among the all nodes on its communication path. However, since it is technically difficult, the construction of wide-area S-TDMA network was not yet achieved. This paper implemented S-TDMA switch on NetFPGA-1G-CML board with 1 Gbps Ethernet PHY, newly adding a few nanoseconds-level time synchronization and change-mode mechanism to the previously presented implementation. Remarkably, this implementation enabled to examine the degree of throughput deterioration of non-RT with change-mode in one S-TDMA switch. Previous works regarding S-TDMA switch have never researched this issue. From the result of 1 ms period, TCP throughput was 14:65 Mbps when non-RT time-slot occupies 90{\%} of each period. It was the worst value and only 4{\%} of the result when non-RT time-slot occupies 100{\%}. Such value is considered not practical if S-TDMA network is constructed in the real Internet infrastructure. Thus, further approaches to enhance TCP performance are discussed.",
author = "Kana Otawara and Masaaki Yamamoto and Takahiro Yakoh",
year = "2016",
month = "12",
day = "21",
doi = "10.1109/IECON.2016.7793998",
language = "English",
pages = "4695--4700",
booktitle = "Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Performance evaluation of TCP/IP over time-division multiplexing Ethernet

AU - Otawara, Kana

AU - Yamamoto, Masaaki

AU - Yakoh, Takahiro

PY - 2016/12/21

Y1 - 2016/12/21

N2 - S-TDMA is a concept to realize coexistence of RT (real-time) and non-RT traffic over switched Ethernet by separating them in a time-slot basis. Theoretically, coexistence is achieved even in multi-hop network if precise time synchronization among the all nodes on its communication path. However, since it is technically difficult, the construction of wide-area S-TDMA network was not yet achieved. This paper implemented S-TDMA switch on NetFPGA-1G-CML board with 1 Gbps Ethernet PHY, newly adding a few nanoseconds-level time synchronization and change-mode mechanism to the previously presented implementation. Remarkably, this implementation enabled to examine the degree of throughput deterioration of non-RT with change-mode in one S-TDMA switch. Previous works regarding S-TDMA switch have never researched this issue. From the result of 1 ms period, TCP throughput was 14:65 Mbps when non-RT time-slot occupies 90% of each period. It was the worst value and only 4% of the result when non-RT time-slot occupies 100%. Such value is considered not practical if S-TDMA network is constructed in the real Internet infrastructure. Thus, further approaches to enhance TCP performance are discussed.

AB - S-TDMA is a concept to realize coexistence of RT (real-time) and non-RT traffic over switched Ethernet by separating them in a time-slot basis. Theoretically, coexistence is achieved even in multi-hop network if precise time synchronization among the all nodes on its communication path. However, since it is technically difficult, the construction of wide-area S-TDMA network was not yet achieved. This paper implemented S-TDMA switch on NetFPGA-1G-CML board with 1 Gbps Ethernet PHY, newly adding a few nanoseconds-level time synchronization and change-mode mechanism to the previously presented implementation. Remarkably, this implementation enabled to examine the degree of throughput deterioration of non-RT with change-mode in one S-TDMA switch. Previous works regarding S-TDMA switch have never researched this issue. From the result of 1 ms period, TCP throughput was 14:65 Mbps when non-RT time-slot occupies 90% of each period. It was the worst value and only 4% of the result when non-RT time-slot occupies 100%. Such value is considered not practical if S-TDMA network is constructed in the real Internet infrastructure. Thus, further approaches to enhance TCP performance are discussed.

UR - http://www.scopus.com/inward/record.url?scp=85010028154&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010028154&partnerID=8YFLogxK

U2 - 10.1109/IECON.2016.7793998

DO - 10.1109/IECON.2016.7793998

M3 - Conference contribution

SP - 4695

EP - 4700

BT - Proceedings of the IECON 2016 - 42nd Annual Conference of the Industrial Electronics Society

PB - IEEE Computer Society

ER -