Performance improvements of on-chip solar cell for microsystem

Daigo Zenibayashi, Takaya Sugiura, Nobuhiko Nakano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Developing a microsystem that carries out a series of systems from acquisition of information to transmission to the outside on one chip. In this paper, we choose the solar cell as a power source of the system and the element functioning as the sensor part, and aim for improvement of function by using 0.18 μm standard CMOS process. Increasing the boundary area between the P-substrate and the N-Well which acts as a solar cell using a structure in which holes are opened in the N-Well as well as the bottom area of the N-Well. The area occupied by the solar cell was fixed at 100 μm × 100 μm, and the length of one side of the hole was varied between 1.40 and 5.44 μm. As a result, the maximum power generation efficiency was improved when the length of one side was 1.4 μm, and the value of the short circuit current increased by about 1% as compared with plain structure without hole. Also, no-dummy metal area(aperture) dependence was observed. When the no-dummy area increased the short circuit current has not proportional to the occupied area. However, regarding the open circuit voltage, superiority effect is observed.

Original languageEnglish
Title of host publication2017 International Symposium on Electronics and Smart Devices, ISESD 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages282-286
Number of pages5
Volume2018-January
ISBN (Electronic)9781538627785
DOIs
Publication statusPublished - 2018 Jan 9
Event2nd International Symposium on Electronics and Smart Devices, ISESD 2017 - Yogyakarta, Indonesia
Duration: 2017 Oct 172017 Oct 19

Other

Other2nd International Symposium on Electronics and Smart Devices, ISESD 2017
CountryIndonesia
CityYogyakarta
Period17/10/1717/10/19

Fingerprint

Microsystems
Solar Cells
Solar cells
Chip
solar cells
chips
Short circuit currents
dummies
Open circuit voltage
short circuit currents
Power generation
Sensors
Substrates
Metals
open circuit voltage
plains
CMOS
acquisition
Choose
apertures

ASJC Scopus subject areas

  • Instrumentation
  • Artificial Intelligence
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Control and Optimization

Cite this

Zenibayashi, D., Sugiura, T., & Nakano, N. (2018). Performance improvements of on-chip solar cell for microsystem. In 2017 International Symposium on Electronics and Smart Devices, ISESD 2017 (Vol. 2018-January, pp. 282-286). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISESD.2017.8253349

Performance improvements of on-chip solar cell for microsystem. / Zenibayashi, Daigo; Sugiura, Takaya; Nakano, Nobuhiko.

2017 International Symposium on Electronics and Smart Devices, ISESD 2017. Vol. 2018-January Institute of Electrical and Electronics Engineers Inc., 2018. p. 282-286.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Zenibayashi, D, Sugiura, T & Nakano, N 2018, Performance improvements of on-chip solar cell for microsystem. in 2017 International Symposium on Electronics and Smart Devices, ISESD 2017. vol. 2018-January, Institute of Electrical and Electronics Engineers Inc., pp. 282-286, 2nd International Symposium on Electronics and Smart Devices, ISESD 2017, Yogyakarta, Indonesia, 17/10/17. https://doi.org/10.1109/ISESD.2017.8253349
Zenibayashi D, Sugiura T, Nakano N. Performance improvements of on-chip solar cell for microsystem. In 2017 International Symposium on Electronics and Smart Devices, ISESD 2017. Vol. 2018-January. Institute of Electrical and Electronics Engineers Inc. 2018. p. 282-286 https://doi.org/10.1109/ISESD.2017.8253349
Zenibayashi, Daigo ; Sugiura, Takaya ; Nakano, Nobuhiko. / Performance improvements of on-chip solar cell for microsystem. 2017 International Symposium on Electronics and Smart Devices, ISESD 2017. Vol. 2018-January Institute of Electrical and Electronics Engineers Inc., 2018. pp. 282-286
@inproceedings{0216ce3965e144338a8719c189e59ab0,
title = "Performance improvements of on-chip solar cell for microsystem",
abstract = "Developing a microsystem that carries out a series of systems from acquisition of information to transmission to the outside on one chip. In this paper, we choose the solar cell as a power source of the system and the element functioning as the sensor part, and aim for improvement of function by using 0.18 μm standard CMOS process. Increasing the boundary area between the P-substrate and the N-Well which acts as a solar cell using a structure in which holes are opened in the N-Well as well as the bottom area of the N-Well. The area occupied by the solar cell was fixed at 100 μm × 100 μm, and the length of one side of the hole was varied between 1.40 and 5.44 μm. As a result, the maximum power generation efficiency was improved when the length of one side was 1.4 μm, and the value of the short circuit current increased by about 1{\%} as compared with plain structure without hole. Also, no-dummy metal area(aperture) dependence was observed. When the no-dummy area increased the short circuit current has not proportional to the occupied area. However, regarding the open circuit voltage, superiority effect is observed.",
author = "Daigo Zenibayashi and Takaya Sugiura and Nobuhiko Nakano",
year = "2018",
month = "1",
day = "9",
doi = "10.1109/ISESD.2017.8253349",
language = "English",
volume = "2018-January",
pages = "282--286",
booktitle = "2017 International Symposium on Electronics and Smart Devices, ISESD 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Performance improvements of on-chip solar cell for microsystem

AU - Zenibayashi, Daigo

AU - Sugiura, Takaya

AU - Nakano, Nobuhiko

PY - 2018/1/9

Y1 - 2018/1/9

N2 - Developing a microsystem that carries out a series of systems from acquisition of information to transmission to the outside on one chip. In this paper, we choose the solar cell as a power source of the system and the element functioning as the sensor part, and aim for improvement of function by using 0.18 μm standard CMOS process. Increasing the boundary area between the P-substrate and the N-Well which acts as a solar cell using a structure in which holes are opened in the N-Well as well as the bottom area of the N-Well. The area occupied by the solar cell was fixed at 100 μm × 100 μm, and the length of one side of the hole was varied between 1.40 and 5.44 μm. As a result, the maximum power generation efficiency was improved when the length of one side was 1.4 μm, and the value of the short circuit current increased by about 1% as compared with plain structure without hole. Also, no-dummy metal area(aperture) dependence was observed. When the no-dummy area increased the short circuit current has not proportional to the occupied area. However, regarding the open circuit voltage, superiority effect is observed.

AB - Developing a microsystem that carries out a series of systems from acquisition of information to transmission to the outside on one chip. In this paper, we choose the solar cell as a power source of the system and the element functioning as the sensor part, and aim for improvement of function by using 0.18 μm standard CMOS process. Increasing the boundary area between the P-substrate and the N-Well which acts as a solar cell using a structure in which holes are opened in the N-Well as well as the bottom area of the N-Well. The area occupied by the solar cell was fixed at 100 μm × 100 μm, and the length of one side of the hole was varied between 1.40 and 5.44 μm. As a result, the maximum power generation efficiency was improved when the length of one side was 1.4 μm, and the value of the short circuit current increased by about 1% as compared with plain structure without hole. Also, no-dummy metal area(aperture) dependence was observed. When the no-dummy area increased the short circuit current has not proportional to the occupied area. However, regarding the open circuit voltage, superiority effect is observed.

UR - http://www.scopus.com/inward/record.url?scp=85047554596&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85047554596&partnerID=8YFLogxK

U2 - 10.1109/ISESD.2017.8253349

DO - 10.1109/ISESD.2017.8253349

M3 - Conference contribution

VL - 2018-January

SP - 282

EP - 286

BT - 2017 International Symposium on Electronics and Smart Devices, ISESD 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -