Perspective of low-power and high-speed wireless inter-chip communications for SiP integration

Tadahiro Kuroda, Noriyuki Miura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

Performance gap between computation in a chip and communication between chips is widening. "System in a Package" (SiP) reduces chip distance significantly, enabling a high-speed and low-power interface. Electrical non-contact interfaces using inductive/capacitive coupling have advantages over mechanical interfaces employing Through Silicon Vias (TSV) and micro bumps. In this paper, a perspective of using wireless links between stacked chips in a package is presented. Techniques for high-speed and low-power data communications are discussed in various levels from signaling, circuit design, IC layout, and magnetic field design, as well as cross talk analysis and its countermeasures. A 1Tb/s 3W transceiver in 0.18μm CMOS is presented. Both clock and data are transmitted by inductive coupling. 1024 data transceivers are arranged with a pitch of 30μm. A 4-phases Time Division Multiple Access (TDMA) technique reduces crosstalk effectively. Measured Bit Error Rate (BER) is lower than 10- 13. Bi-Phase Modulation (BPM) is employed to improve noise immunity, resulting in power reduction.

Original languageEnglish
Title of host publicationESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference
Pages3-6
Number of pages4
DOIs
Publication statusPublished - 2006
EventESSCIRC 2006 - 32nd European Solid-State Circuits Conference - Montreux, Switzerland
Duration: 2006 Sep 192006 Sep 21

Other

OtherESSCIRC 2006 - 32nd European Solid-State Circuits Conference
CountrySwitzerland
CityMontreux
Period06/9/1906/9/21

Fingerprint

Transceivers
Time division multiple access
Communication
Phase modulation
Silicon
Crosstalk
Bit error rate
Telecommunication links
Clocks
Magnetic fields
Networks (circuits)
Integrated circuit design

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Kuroda, T., & Miura, N. (2006). Perspective of low-power and high-speed wireless inter-chip communications for SiP integration. In ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference (pp. 3-6). [4099695] https://doi.org/10.1109/ESSCIR.2006.307522

Perspective of low-power and high-speed wireless inter-chip communications for SiP integration. / Kuroda, Tadahiro; Miura, Noriyuki.

ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference. 2006. p. 3-6 4099695.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuroda, T & Miura, N 2006, Perspective of low-power and high-speed wireless inter-chip communications for SiP integration. in ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference., 4099695, pp. 3-6, ESSCIRC 2006 - 32nd European Solid-State Circuits Conference, Montreux, Switzerland, 06/9/19. https://doi.org/10.1109/ESSCIR.2006.307522
Kuroda T, Miura N. Perspective of low-power and high-speed wireless inter-chip communications for SiP integration. In ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference. 2006. p. 3-6. 4099695 https://doi.org/10.1109/ESSCIR.2006.307522
Kuroda, Tadahiro ; Miura, Noriyuki. / Perspective of low-power and high-speed wireless inter-chip communications for SiP integration. ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference. 2006. pp. 3-6
@inproceedings{db28273dda6d4377aa010c8a8420dda1,
title = "Perspective of low-power and high-speed wireless inter-chip communications for SiP integration",
abstract = "Performance gap between computation in a chip and communication between chips is widening. {"}System in a Package{"} (SiP) reduces chip distance significantly, enabling a high-speed and low-power interface. Electrical non-contact interfaces using inductive/capacitive coupling have advantages over mechanical interfaces employing Through Silicon Vias (TSV) and micro bumps. In this paper, a perspective of using wireless links between stacked chips in a package is presented. Techniques for high-speed and low-power data communications are discussed in various levels from signaling, circuit design, IC layout, and magnetic field design, as well as cross talk analysis and its countermeasures. A 1Tb/s 3W transceiver in 0.18μm CMOS is presented. Both clock and data are transmitted by inductive coupling. 1024 data transceivers are arranged with a pitch of 30μm. A 4-phases Time Division Multiple Access (TDMA) technique reduces crosstalk effectively. Measured Bit Error Rate (BER) is lower than 10- 13. Bi-Phase Modulation (BPM) is employed to improve noise immunity, resulting in power reduction.",
author = "Tadahiro Kuroda and Noriyuki Miura",
year = "2006",
doi = "10.1109/ESSCIR.2006.307522",
language = "English",
isbn = "1424403022",
pages = "3--6",
booktitle = "ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference",

}

TY - GEN

T1 - Perspective of low-power and high-speed wireless inter-chip communications for SiP integration

AU - Kuroda, Tadahiro

AU - Miura, Noriyuki

PY - 2006

Y1 - 2006

N2 - Performance gap between computation in a chip and communication between chips is widening. "System in a Package" (SiP) reduces chip distance significantly, enabling a high-speed and low-power interface. Electrical non-contact interfaces using inductive/capacitive coupling have advantages over mechanical interfaces employing Through Silicon Vias (TSV) and micro bumps. In this paper, a perspective of using wireless links between stacked chips in a package is presented. Techniques for high-speed and low-power data communications are discussed in various levels from signaling, circuit design, IC layout, and magnetic field design, as well as cross talk analysis and its countermeasures. A 1Tb/s 3W transceiver in 0.18μm CMOS is presented. Both clock and data are transmitted by inductive coupling. 1024 data transceivers are arranged with a pitch of 30μm. A 4-phases Time Division Multiple Access (TDMA) technique reduces crosstalk effectively. Measured Bit Error Rate (BER) is lower than 10- 13. Bi-Phase Modulation (BPM) is employed to improve noise immunity, resulting in power reduction.

AB - Performance gap between computation in a chip and communication between chips is widening. "System in a Package" (SiP) reduces chip distance significantly, enabling a high-speed and low-power interface. Electrical non-contact interfaces using inductive/capacitive coupling have advantages over mechanical interfaces employing Through Silicon Vias (TSV) and micro bumps. In this paper, a perspective of using wireless links between stacked chips in a package is presented. Techniques for high-speed and low-power data communications are discussed in various levels from signaling, circuit design, IC layout, and magnetic field design, as well as cross talk analysis and its countermeasures. A 1Tb/s 3W transceiver in 0.18μm CMOS is presented. Both clock and data are transmitted by inductive coupling. 1024 data transceivers are arranged with a pitch of 30μm. A 4-phases Time Division Multiple Access (TDMA) technique reduces crosstalk effectively. Measured Bit Error Rate (BER) is lower than 10- 13. Bi-Phase Modulation (BPM) is employed to improve noise immunity, resulting in power reduction.

UR - http://www.scopus.com/inward/record.url?scp=39549103814&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39549103814&partnerID=8YFLogxK

U2 - 10.1109/ESSCIR.2006.307522

DO - 10.1109/ESSCIR.2006.307522

M3 - Conference contribution

AN - SCOPUS:39549103814

SN - 1424403022

SN - 9781424403028

SP - 3

EP - 6

BT - ESSCIRC 2006 - Proceedings of the 32nd European Solid-State Circuits Conference

ER -