Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film

Ken Uchida, J. Koga, R. Ohba, S. Takagi, A. Toriumi

Research output: Chapter in Book/Report/Conference proceedingChapter

2 Citations (Scopus)

Abstract

A hyper-thin SOI memory device that has both conduction channel and storage islands at the lower gate voltage is demonstrated. It shows both Coulomb staircase and oscillations at 20 K. By using coexistence of memory with Coulomb blockade effects, the Coulomb oscillation phase is well controlled. This will open a way to the robust nano-structure devices, including the functional devices for multi-value memory/logic.

Original languageEnglish
Title of host publicationAnnual Device Research Conference Digest
PublisherIEEE
Pages138-139
Number of pages2
Publication statusPublished - 1999
Externally publishedYes
EventProceedings of the 1999 57th Annual Device Research Conference Digest (DRC) - Santa Barbara, CA, USA
Duration: 1999 Jun 281999 Jun 30

Other

OtherProceedings of the 1999 57th Annual Device Research Conference Digest (DRC)
CitySanta Barbara, CA, USA
Period99/6/2899/6/30

Fingerprint

Data storage equipment
Thin films
Electrons
Coulomb blockade
Electric potential

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Uchida, K., Koga, J., Ohba, R., Takagi, S., & Toriumi, A. (1999). Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film. In Annual Device Research Conference Digest (pp. 138-139). IEEE.

Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film. / Uchida, Ken; Koga, J.; Ohba, R.; Takagi, S.; Toriumi, A.

Annual Device Research Conference Digest. IEEE, 1999. p. 138-139.

Research output: Chapter in Book/Report/Conference proceedingChapter

Uchida, K, Koga, J, Ohba, R, Takagi, S & Toriumi, A 1999, Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film. in Annual Device Research Conference Digest. IEEE, pp. 138-139, Proceedings of the 1999 57th Annual Device Research Conference Digest (DRC), Santa Barbara, CA, USA, 99/6/28.
Uchida K, Koga J, Ohba R, Takagi S, Toriumi A. Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film. In Annual Device Research Conference Digest. IEEE. 1999. p. 138-139
Uchida, Ken ; Koga, J. ; Ohba, R. ; Takagi, S. ; Toriumi, A. / Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film. Annual Device Research Conference Digest. IEEE, 1999. pp. 138-139
@inbook{b991c08cce274eaf9284fbaa1daec089,
title = "Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film",
abstract = "A hyper-thin SOI memory device that has both conduction channel and storage islands at the lower gate voltage is demonstrated. It shows both Coulomb staircase and oscillations at 20 K. By using coexistence of memory with Coulomb blockade effects, the Coulomb oscillation phase is well controlled. This will open a way to the robust nano-structure devices, including the functional devices for multi-value memory/logic.",
author = "Ken Uchida and J. Koga and R. Ohba and S. Takagi and A. Toriumi",
year = "1999",
language = "English",
pages = "138--139",
booktitle = "Annual Device Research Conference Digest",
publisher = "IEEE",

}

TY - CHAP

T1 - Planar non-volatile memory with single-electron channel fabricated on a hyper-thin SOI film

AU - Uchida, Ken

AU - Koga, J.

AU - Ohba, R.

AU - Takagi, S.

AU - Toriumi, A.

PY - 1999

Y1 - 1999

N2 - A hyper-thin SOI memory device that has both conduction channel and storage islands at the lower gate voltage is demonstrated. It shows both Coulomb staircase and oscillations at 20 K. By using coexistence of memory with Coulomb blockade effects, the Coulomb oscillation phase is well controlled. This will open a way to the robust nano-structure devices, including the functional devices for multi-value memory/logic.

AB - A hyper-thin SOI memory device that has both conduction channel and storage islands at the lower gate voltage is demonstrated. It shows both Coulomb staircase and oscillations at 20 K. By using coexistence of memory with Coulomb blockade effects, the Coulomb oscillation phase is well controlled. This will open a way to the robust nano-structure devices, including the functional devices for multi-value memory/logic.

UR - http://www.scopus.com/inward/record.url?scp=0033358912&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033358912&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0033358912

SP - 138

EP - 139

BT - Annual Device Research Conference Digest

PB - IEEE

ER -