Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth

Kazuei Hironaka, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A coarse grained dynamically reconfigurable processor (CGDRP) with both Dual Vdd and Dual Vth is proposed with power centric Dual Vdd and Dual Vth assignment policies. The evaluation result shows that the Vth and Vdd assignment optimization algorithm reduces 37% of total consuming power within keeping the operational frequency.

Original languageEnglish
Title of host publicationProceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011
Pages404-409
Number of pages6
DOIs
Publication statusPublished - 2011
Event2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011 - Cancun, Quintana Roo, Mexico
Duration: 2011 Nov 302011 Dec 2

Other

Other2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011
CountryMexico
CityCancun, Quintana Roo
Period11/11/3011/12/2

Fingerprint

Parallel processing systems

Keywords

  • CGRA
  • coarse grained dynamically reconfigurable device
  • DRPA
  • reconfigurable device

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture

Cite this

Hironaka, K., & Amano, H. (2011). Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth. In Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011 (pp. 404-409). [6128611] https://doi.org/10.1109/ReConFig.2011.70

Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth. / Hironaka, Kazuei; Amano, Hideharu.

Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011. 2011. p. 404-409 6128611.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hironaka, K & Amano, H 2011, Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth. in Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011., 6128611, pp. 404-409, 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011, Cancun, Quintana Roo, Mexico, 11/11/30. https://doi.org/10.1109/ReConFig.2011.70
Hironaka K, Amano H. Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth. In Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011. 2011. p. 404-409. 6128611 https://doi.org/10.1109/ReConFig.2011.70
Hironaka, Kazuei ; Amano, Hideharu. / Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth. Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011. 2011. pp. 404-409
@inproceedings{6b2c1a5ba0024abba87eae14dd279702,
title = "Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth",
abstract = "A coarse grained dynamically reconfigurable processor (CGDRP) with both Dual Vdd and Dual Vth is proposed with power centric Dual Vdd and Dual Vth assignment policies. The evaluation result shows that the Vth and Vdd assignment optimization algorithm reduces 37{\%} of total consuming power within keeping the operational frequency.",
keywords = "CGRA, coarse grained dynamically reconfigurable device, DRPA, reconfigurable device",
author = "Kazuei Hironaka and Hideharu Amano",
year = "2011",
doi = "10.1109/ReConFig.2011.70",
language = "English",
isbn = "9780769545516",
pages = "404--409",
booktitle = "Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011",

}

TY - GEN

T1 - Power centric application mapping for dynamically reconfigurable processor array with Dual Vdd and Dual Vth

AU - Hironaka, Kazuei

AU - Amano, Hideharu

PY - 2011

Y1 - 2011

N2 - A coarse grained dynamically reconfigurable processor (CGDRP) with both Dual Vdd and Dual Vth is proposed with power centric Dual Vdd and Dual Vth assignment policies. The evaluation result shows that the Vth and Vdd assignment optimization algorithm reduces 37% of total consuming power within keeping the operational frequency.

AB - A coarse grained dynamically reconfigurable processor (CGDRP) with both Dual Vdd and Dual Vth is proposed with power centric Dual Vdd and Dual Vth assignment policies. The evaluation result shows that the Vth and Vdd assignment optimization algorithm reduces 37% of total consuming power within keeping the operational frequency.

KW - CGRA

KW - coarse grained dynamically reconfigurable device

KW - DRPA

KW - reconfigurable device

UR - http://www.scopus.com/inward/record.url?scp=84856893554&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84856893554&partnerID=8YFLogxK

U2 - 10.1109/ReConFig.2011.70

DO - 10.1109/ReConFig.2011.70

M3 - Conference contribution

SN - 9780769545516

SP - 404

EP - 409

BT - Proceedings - 2011 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2011

ER -