Power reduction in high-speed inter-chip data communications

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes power reduction techniques in high-speed inter-chip data communication with inductive coupled wireless interface for 30-stacked SiP. NRZ signaling where signal is not transmitted when data holds reduces power dissipation in proportion to switching activity. A low-power single-end transmitter is presented for 55% transmitter's power reduction. Depending on communication distance, transmit power is controlled for both power and crosstalk reduction. 195Gb/s, 1.2W high-speed and low-power interface with these techniques has been demonstrated in 0.25μm CMOS.

Original languageEnglish
Title of host publicationASICON 2005: 2005 6th International Conference on ASIC, Proceedings
Pages3-7
Number of pages5
Volume1
Publication statusPublished - 2005
EventASICON 2005: 2005 6th International Conference on ASIC - Shanghai, China
Duration: 2005 Oct 242005 Oct 27

Other

OtherASICON 2005: 2005 6th International Conference on ASIC
CountryChina
CityShanghai
Period05/10/2405/10/27

Fingerprint

Transmitters
Communication
Crosstalk
Energy dissipation
System-in-package

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Kuroda, T. (2005). Power reduction in high-speed inter-chip data communications. In ASICON 2005: 2005 6th International Conference on ASIC, Proceedings (Vol. 1, pp. 3-7). [1611234]

Power reduction in high-speed inter-chip data communications. / Kuroda, Tadahiro.

ASICON 2005: 2005 6th International Conference on ASIC, Proceedings. Vol. 1 2005. p. 3-7 1611234.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kuroda, T 2005, Power reduction in high-speed inter-chip data communications. in ASICON 2005: 2005 6th International Conference on ASIC, Proceedings. vol. 1, 1611234, pp. 3-7, ASICON 2005: 2005 6th International Conference on ASIC, Shanghai, China, 05/10/24.
Kuroda T. Power reduction in high-speed inter-chip data communications. In ASICON 2005: 2005 6th International Conference on ASIC, Proceedings. Vol. 1. 2005. p. 3-7. 1611234
Kuroda, Tadahiro. / Power reduction in high-speed inter-chip data communications. ASICON 2005: 2005 6th International Conference on ASIC, Proceedings. Vol. 1 2005. pp. 3-7
@inproceedings{21ee7d626b7b48719c3705ff489b759e,
title = "Power reduction in high-speed inter-chip data communications",
abstract = "This paper describes power reduction techniques in high-speed inter-chip data communication with inductive coupled wireless interface for 30-stacked SiP. NRZ signaling where signal is not transmitted when data holds reduces power dissipation in proportion to switching activity. A low-power single-end transmitter is presented for 55{\%} transmitter's power reduction. Depending on communication distance, transmit power is controlled for both power and crosstalk reduction. 195Gb/s, 1.2W high-speed and low-power interface with these techniques has been demonstrated in 0.25μm CMOS.",
author = "Tadahiro Kuroda",
year = "2005",
language = "English",
isbn = "0780392108",
volume = "1",
pages = "3--7",
booktitle = "ASICON 2005: 2005 6th International Conference on ASIC, Proceedings",

}

TY - GEN

T1 - Power reduction in high-speed inter-chip data communications

AU - Kuroda, Tadahiro

PY - 2005

Y1 - 2005

N2 - This paper describes power reduction techniques in high-speed inter-chip data communication with inductive coupled wireless interface for 30-stacked SiP. NRZ signaling where signal is not transmitted when data holds reduces power dissipation in proportion to switching activity. A low-power single-end transmitter is presented for 55% transmitter's power reduction. Depending on communication distance, transmit power is controlled for both power and crosstalk reduction. 195Gb/s, 1.2W high-speed and low-power interface with these techniques has been demonstrated in 0.25μm CMOS.

AB - This paper describes power reduction techniques in high-speed inter-chip data communication with inductive coupled wireless interface for 30-stacked SiP. NRZ signaling where signal is not transmitted when data holds reduces power dissipation in proportion to switching activity. A low-power single-end transmitter is presented for 55% transmitter's power reduction. Depending on communication distance, transmit power is controlled for both power and crosstalk reduction. 195Gb/s, 1.2W high-speed and low-power interface with these techniques has been demonstrated in 0.25μm CMOS.

UR - http://www.scopus.com/inward/record.url?scp=33847341745&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=33847341745&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:33847341745

SN - 0780392108

SN - 9780780392106

SN - 0780392108

SN - 9780780392106

VL - 1

SP - 3

EP - 7

BT - ASICON 2005: 2005 6th International Conference on ASIC, Proceedings

ER -