RAM-based hardware accelerator for network data anonymization

Fumito Yamaguchi, Kanae Matsui, Hiroaki Nishi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Many network services including intrusion detection and recommendation provide their services by analyzing information acquired from network transactions. A careful analysis of these data can reveal valuable information when deep packet inspection is performed. Since these packet analyses generate sensitive information from enormous volumes of transmitted data, the requirement for data anonymization has been discussed. There have been many studies of anonymization techniques and their implementation in software applications. However, limited research has been undertaken regarding hardware-based anonymizers. This paper proposes and evaluates a RAM-based anonymization architecture that maintains both high throughput and a low information-loss ratio.

Original languageEnglish
Title of host publicationConference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9783000446450
DOIs
Publication statusPublished - 2014 Oct 16
Event24th International Conference on Field Programmable Logic and Applications, FPL 2014 - Munich, Germany
Duration: 2014 Sep 12014 Sep 5

Publication series

NameConference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014

Other

Other24th International Conference on Field Programmable Logic and Applications, FPL 2014
CountryGermany
CityMunich
Period14/9/114/9/5

Keywords

  • Anonymization
  • Deep Packet Inspection
  • FPGA
  • k-anonymity
  • l-diversity

ASJC Scopus subject areas

  • Computer Science Applications
  • Hardware and Architecture

Fingerprint Dive into the research topics of 'RAM-based hardware accelerator for network data anonymization'. Together they form a unique fingerprint.

  • Cite this

    Yamaguchi, F., Matsui, K., & Nishi, H. (2014). RAM-based hardware accelerator for network data anonymization. In Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014 [6927400] (Conference Digest - 24th International Conference on Field Programmable Logic and Applications, FPL 2014). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPL.2014.6927400