Reducing power consumption for dynamically reconfigurable processor array with partially fixed configuration mapping

Kazuei Hironaka, Masayuki Kimura, Yoshiki Saito, Toru Sano, Masaru Kato, Vasutan Tunbunheng, Yoshihiro Yasuda, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

The Partially Fixed Configuration Mapping (PFCM) is a context mapping technique for Dynamically Reconfigurable Processor Array (DRPA) focusing on reducing the power consumption. It assigns operations into Processing Elements (PEs) so as to keep the configuration of the previous context as possible. It reduces the changing part of the datapath structure on the PE array as well as its switching frequency. Preliminary evaluation results show that it can reduce the computing power by 6.7% - 11.3%. The demonstration shows the power reduction directly by using the real chip MuCCRA-3, a prototype of DRPA executing signal processing applications with and without applying PFCM. The design environment for using PFCM is also exhibited.

Original languageEnglish
Title of host publicationProceedings - 2010 International Conference on Field-Programmable Technology, FPT'10
Pages349-352
Number of pages4
DOIs
Publication statusPublished - 2010 Dec 1
Event2010 International Conference on Field-Programmable Technology, FPT'10 - Beijing, China
Duration: 2010 Dec 82010 Dec 10

Publication series

NameProceedings - 2010 International Conference on Field-Programmable Technology, FPT'10

Other

Other2010 International Conference on Field-Programmable Technology, FPT'10
CountryChina
CityBeijing
Period10/12/810/12/10

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Science Applications

Fingerprint Dive into the research topics of 'Reducing power consumption for dynamically reconfigurable processor array with partially fixed configuration mapping'. Together they form a unique fingerprint.

  • Cite this

    Hironaka, K., Kimura, M., Saito, Y., Sano, T., Kato, M., Tunbunheng, V., Yasuda, Y., & Amano, H. (2010). Reducing power consumption for dynamically reconfigurable processor array with partially fixed configuration mapping. In Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10 (pp. 349-352). [5681431] (Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10). https://doi.org/10.1109/FPT.2010.5681431