Reduction calculator in an FPGA based switching Hub for high performance clusters

Takuya Kuhara, Chiharu Tsuruta, Toshihiro Hanawa, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Abstract

Unused logic in the field-programmable gate array (FPGA) for the switching hub is one potential resource to accelerate the computation of data exchanged through the hub. However, for large scale scientific computation, it is difficult to implement such an accelerator on the FPGA used in high performance computers. Here, a reduction calculator for executing ARGOT (accelerated radiative transfer on grids using oct-tree) to solve the radiative transfer equation used for simulation of astronomical objects is implemented on the FPGA of PEACH2 (PCI Express Adaptive Communication Hub ver2), a low latency switching hub for high performance GPU (graphics processor unit) clusters. The implemented reduction calculator uses a pipelined tree of adders and works with a 150-MHz clock without affecting the switching hub functions. Use of the DMA (direct memory access) transfer with descriptors made it possible to improve the performance of CPU excution by a maximum of about 45 times in a real system.

Original languageEnglish
Title of host publication25th International Conference on Field Programmable Logic and Applications, FPL 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9780993428005
DOIs
Publication statusPublished - 2015 Oct 7
Event25th International Conference on Field Programmable Logic and Applications, FPL 2015 - London, United Kingdom
Duration: 2015 Sep 22015 Sep 4

Other

Other25th International Conference on Field Programmable Logic and Applications, FPL 2015
CountryUnited Kingdom
CityLondon
Period15/9/215/9/4

ASJC Scopus subject areas

  • Hardware and Architecture
  • Signal Processing
  • Software
  • Computer Science Applications

Fingerprint Dive into the research topics of 'Reduction calculator in an FPGA based switching Hub for high performance clusters'. Together they form a unique fingerprint.

  • Cite this

    Kuhara, T., Tsuruta, C., Hanawa, T., & Amano, H. (2015). Reduction calculator in an FPGA based switching Hub for high performance clusters. In 25th International Conference on Field Programmable Logic and Applications, FPL 2015 [7293985] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPL.2015.7293985