Removing context memory from a multi-context dynamically reconfigurable processor

Hideharu Amano, Masayuki Kimura, Nobuaki Ozaki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

Although context memory or configuration cache is a key mechanism for quick dynamicreconfiguration of multi-context Dynamically Reconfigurable Processing Array (DRPA), it requires a large amount of area and energy. In order to save them, methods to remove the context memory from multi-context DRPA are proposed. In order to keep a context without switching, Loop Separation for Keeping Datapath (LSKD)is introduced. By separating loops by the compiler and some additional hardware, the same context can be used without switching in a certain clock cycles. The back-ground configuration data loading time can be reduced by multicastingconfiguration data with two dimensional bit-map. For further reduction, the differential loading and spare register are proposed. With combination of them, the increasing execution time is only up to 12-13% ifthe target application does not have loop-carried dependency. With the above overhead on the performance, the semiconductor area becomes 63%, and the energy consumption is reduced to 40%, thus, the performance per cost or energy is much improved.

Original languageEnglish
Title of host publicationProceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012
Pages92-99
Number of pages8
DOIs
Publication statusPublished - 2012
Event2012 IEEE 6th International Symposium on Embedded Multi-Core Systems on Chips, MCSoC 2012 - Aizu-Wakamatsu, Fukushima, Japan
Duration: 2012 Sep 202012 Sep 22

Other

Other2012 IEEE 6th International Symposium on Embedded Multi-Core Systems on Chips, MCSoC 2012
CountryJapan
CityAizu-Wakamatsu, Fukushima
Period12/9/2012/9/22

Fingerprint

Array processing
Data storage equipment
Clocks
Energy utilization
Semiconductor materials
Hardware
Costs

Keywords

  • Dynamically Reconfigurable Processors
  • Multi-context memory

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Amano, H., Kimura, M., & Ozaki, N. (2012). Removing context memory from a multi-context dynamically reconfigurable processor. In Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012 (pp. 92-99). [6354683] https://doi.org/10.1109/MCSoC.2012.35

Removing context memory from a multi-context dynamically reconfigurable processor. / Amano, Hideharu; Kimura, Masayuki; Ozaki, Nobuaki.

Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012. 2012. p. 92-99 6354683.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Amano, H, Kimura, M & Ozaki, N 2012, Removing context memory from a multi-context dynamically reconfigurable processor. in Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012., 6354683, pp. 92-99, 2012 IEEE 6th International Symposium on Embedded Multi-Core Systems on Chips, MCSoC 2012, Aizu-Wakamatsu, Fukushima, Japan, 12/9/20. https://doi.org/10.1109/MCSoC.2012.35
Amano H, Kimura M, Ozaki N. Removing context memory from a multi-context dynamically reconfigurable processor. In Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012. 2012. p. 92-99. 6354683 https://doi.org/10.1109/MCSoC.2012.35
Amano, Hideharu ; Kimura, Masayuki ; Ozaki, Nobuaki. / Removing context memory from a multi-context dynamically reconfigurable processor. Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012. 2012. pp. 92-99
@inproceedings{4ece949b244c48aca5d2f006e9c11512,
title = "Removing context memory from a multi-context dynamically reconfigurable processor",
abstract = "Although context memory or configuration cache is a key mechanism for quick dynamicreconfiguration of multi-context Dynamically Reconfigurable Processing Array (DRPA), it requires a large amount of area and energy. In order to save them, methods to remove the context memory from multi-context DRPA are proposed. In order to keep a context without switching, Loop Separation for Keeping Datapath (LSKD)is introduced. By separating loops by the compiler and some additional hardware, the same context can be used without switching in a certain clock cycles. The back-ground configuration data loading time can be reduced by multicastingconfiguration data with two dimensional bit-map. For further reduction, the differential loading and spare register are proposed. With combination of them, the increasing execution time is only up to 12-13{\%} ifthe target application does not have loop-carried dependency. With the above overhead on the performance, the semiconductor area becomes 63{\%}, and the energy consumption is reduced to 40{\%}, thus, the performance per cost or energy is much improved.",
keywords = "Dynamically Reconfigurable Processors, Multi-context memory",
author = "Hideharu Amano and Masayuki Kimura and Nobuaki Ozaki",
year = "2012",
doi = "10.1109/MCSoC.2012.35",
language = "English",
pages = "92--99",
booktitle = "Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012",

}

TY - GEN

T1 - Removing context memory from a multi-context dynamically reconfigurable processor

AU - Amano, Hideharu

AU - Kimura, Masayuki

AU - Ozaki, Nobuaki

PY - 2012

Y1 - 2012

N2 - Although context memory or configuration cache is a key mechanism for quick dynamicreconfiguration of multi-context Dynamically Reconfigurable Processing Array (DRPA), it requires a large amount of area and energy. In order to save them, methods to remove the context memory from multi-context DRPA are proposed. In order to keep a context without switching, Loop Separation for Keeping Datapath (LSKD)is introduced. By separating loops by the compiler and some additional hardware, the same context can be used without switching in a certain clock cycles. The back-ground configuration data loading time can be reduced by multicastingconfiguration data with two dimensional bit-map. For further reduction, the differential loading and spare register are proposed. With combination of them, the increasing execution time is only up to 12-13% ifthe target application does not have loop-carried dependency. With the above overhead on the performance, the semiconductor area becomes 63%, and the energy consumption is reduced to 40%, thus, the performance per cost or energy is much improved.

AB - Although context memory or configuration cache is a key mechanism for quick dynamicreconfiguration of multi-context Dynamically Reconfigurable Processing Array (DRPA), it requires a large amount of area and energy. In order to save them, methods to remove the context memory from multi-context DRPA are proposed. In order to keep a context without switching, Loop Separation for Keeping Datapath (LSKD)is introduced. By separating loops by the compiler and some additional hardware, the same context can be used without switching in a certain clock cycles. The back-ground configuration data loading time can be reduced by multicastingconfiguration data with two dimensional bit-map. For further reduction, the differential loading and spare register are proposed. With combination of them, the increasing execution time is only up to 12-13% ifthe target application does not have loop-carried dependency. With the above overhead on the performance, the semiconductor area becomes 63%, and the energy consumption is reduced to 40%, thus, the performance per cost or energy is much improved.

KW - Dynamically Reconfigurable Processors

KW - Multi-context memory

UR - http://www.scopus.com/inward/record.url?scp=84872532488&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84872532488&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2012.35

DO - 10.1109/MCSoC.2012.35

M3 - Conference contribution

AN - SCOPUS:84872532488

SP - 92

EP - 99

BT - Proceedings - IEEE 6th International Symposium on Embedded Multicore SoCs, MCSoC 2012

ER -