Abstract
This paper describes the design and implementation of Responsive Processor for parallel/distributed real-time control, which can control various embedded systems including robots, home automation, factory automation, etc. Responsive Processor integrates an MPU core (SPARC), four Responsive Links for real-time communication, and many peripheral functions including SDRAM I/F, DMAC, PCI, USB, PWM generators, pulse counters, A/D converters, D/A converters, etc., in an ASIC chip. At the core part of the chip, Responsive Link provides the scalable real-time communication by four pairs of a full-duplex event link and a full-duplex data link. Each packet on the link is prioritized to enable overtaking and shortcut routing. Many kinds of control systems can be composed by connecting Responsive Processors using Responsive Links.
| Original language | English |
|---|---|
| Title of host publication | IEEE International Conference on Intelligent Robots and Systems |
| Pages | 1238-1244 |
| Number of pages | 7 |
| Volume | 3 |
| Publication status | Published - 2001 |
| Event | 2001 IEEE/RSJ International Conference on Intelligent Robots and Systems - Maui, HI, United States Duration: 2001 Oct 29 → 2001 Nov 3 |
Other
| Other | 2001 IEEE/RSJ International Conference on Intelligent Robots and Systems |
|---|---|
| Country | United States |
| City | Maui, HI |
| Period | 01/10/29 → 01/11/3 |
Fingerprint
Keywords
- Parallel/distributed control
- Real-time communication
- Responsive link
- System-on-a-chip
ASJC Scopus subject areas
- Control and Systems Engineering
Cite this
Responsive processor for parallel/distributed real-time control. / Yamasaki, Nobuyuki.
IEEE International Conference on Intelligent Robots and Systems. Vol. 3 2001. p. 1238-1244.Research output: Chapter in Book/Report/Conference proceeding › Conference contribution
}
TY - GEN
T1 - Responsive processor for parallel/distributed real-time control
AU - Yamasaki, Nobuyuki
PY - 2001
Y1 - 2001
N2 - This paper describes the design and implementation of Responsive Processor for parallel/distributed real-time control, which can control various embedded systems including robots, home automation, factory automation, etc. Responsive Processor integrates an MPU core (SPARC), four Responsive Links for real-time communication, and many peripheral functions including SDRAM I/F, DMAC, PCI, USB, PWM generators, pulse counters, A/D converters, D/A converters, etc., in an ASIC chip. At the core part of the chip, Responsive Link provides the scalable real-time communication by four pairs of a full-duplex event link and a full-duplex data link. Each packet on the link is prioritized to enable overtaking and shortcut routing. Many kinds of control systems can be composed by connecting Responsive Processors using Responsive Links.
AB - This paper describes the design and implementation of Responsive Processor for parallel/distributed real-time control, which can control various embedded systems including robots, home automation, factory automation, etc. Responsive Processor integrates an MPU core (SPARC), four Responsive Links for real-time communication, and many peripheral functions including SDRAM I/F, DMAC, PCI, USB, PWM generators, pulse counters, A/D converters, D/A converters, etc., in an ASIC chip. At the core part of the chip, Responsive Link provides the scalable real-time communication by four pairs of a full-duplex event link and a full-duplex data link. Each packet on the link is prioritized to enable overtaking and shortcut routing. Many kinds of control systems can be composed by connecting Responsive Processors using Responsive Links.
KW - Parallel/distributed control
KW - Real-time communication
KW - Responsive link
KW - System-on-a-chip
UR - http://www.scopus.com/inward/record.url?scp=0035559675&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0035559675&partnerID=8YFLogxK
M3 - Conference contribution
AN - SCOPUS:0035559675
VL - 3
SP - 1238
EP - 1244
BT - IEEE International Conference on Intelligent Robots and Systems
ER -