Runtime multi-optimizations for energy efficient on-chip interconnections1

Yuan He, Masaaki Kondo, Takashi Nakada, Hiroshi Sasaki, Shinobu Miwa, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

On-chip interconnection (or NoC) is a major performance and power contributor to modern and future multicore processors. So far, many optimization techniques have been developed to improve its bandwidth, latency and power consumption. But it is not clear how energy efficiency is affected since an optimization technique normally comes with overheads. This paper thus attempts to address when and how such optimization techniques should be applied and tuned to help achieve better energy efficiency. We firstly model the performance and energy impacts of representative NoC optimization techniques. These models help us more easily understand the consequences when applying these optimization techniques and their combinations under different circumstances. Moreover, based on such modeling, we propose and implement an adaptive control over these NoC optimization techniques to improve both performance and energy efficiency of the network. Our results show that, this proposal can achieve an average improvement of 26% and 57% on network performance and energy delay product, respectively.

Original languageEnglish
Title of host publicationProceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages455-458
Number of pages4
ISBN (Electronic)9781467371650
DOIs
Publication statusPublished - 2015 Dec 14
Externally publishedYes
Event33rd IEEE International Conference on Computer Design, ICCD 2015 - New York City, United States
Duration: 2015 Oct 182015 Oct 21

Publication series

NameProceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015

Conference

Conference33rd IEEE International Conference on Computer Design, ICCD 2015
Country/TerritoryUnited States
CityNew York City
Period15/10/1815/10/21

Keywords

  • adaptive control
  • energy efficiency
  • modeling
  • networks-on-chip
  • optimization

ASJC Scopus subject areas

  • Computer Graphics and Computer-Aided Design
  • Computer Science Applications

Fingerprint

Dive into the research topics of 'Runtime multi-optimizations for energy efficient on-chip interconnections1'. Together they form a unique fingerprint.

Cite this