Scalable frame-synchronization circuit for highly parallel optical interconnections

K. Yamakoshi, R. Kawano, N. Yamanaka

Research output: Contribution to journalArticlepeer-review


A scalable frame-synchronization circuit is proposed for highly parallel high-speed optical interconnections. Its scalable architecture enables the number of channels to be increased without any decrease in the transmission rate. In HSPICE circuit simulations, a circuit using 0.25 μm CMOS technology compensated for a skew in 622 Mbit/s input data.

Original languageEnglish
Pages (from-to)2117-2118
Number of pages2
JournalElectronics Letters
Issue number24
Publication statusPublished - 1999 Nov 25
Externally publishedYes

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'Scalable frame-synchronization circuit for highly parallel optical interconnections'. Together they form a unique fingerprint.

Cite this