SCIMA: A novel processor architecture for high performance computing

M. Kondo, H. Okawara, H. Nakamura, T. Boku, S. Sakai

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Clock acceleration and ILP extraction have drastically improved processor performance. However, the performance of memory has not improved as much as that of processors, thus the problem of performance gap between memory and processor, which is called the memory wall problem, is becoming very serious. This will become more serious in the near future. We propose a new VLSI architecture which can solve this problem. Our architecture integrates software-controllable memory into the processor chip. We have evaluated our architecture on the Linpack benchmark and QCD simulation. These results indicate that our processor achieves high performance by using on-chip memory effectively.

Original languageEnglish
Title of host publicationProceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages355-360
Number of pages6
ISBN (Electronic)0769505902, 9780769505909
DOIs
Publication statusPublished - 2000
Externally publishedYes
Event4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000 - Beijing, China
Duration: 2000 May 142000 May 17

Publication series

NameProceedings - 4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000
Volume1

Conference

Conference4th International Conference/Exhibition on High Performance Computing in the Asia-Pacific Region, HPC-Asia 2000
Country/TerritoryChina
CityBeijing
Period00/5/1400/5/17

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Computer Networks and Communications
  • Computer Science Applications

Fingerprint

Dive into the research topics of 'SCIMA: A novel processor architecture for high performance computing'. Together they form a unique fingerprint.

Cite this