Self-heating effects and analog performance optimization of fin-type field-effect transistors

Tsunaki Takahashi, Nobuyasu Beppu, Kunro Chen, Shunri Oda, Ken Uchida

Research output: Contribution to journalArticle

22 Citations (Scopus)

Abstract

The self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) fin-type field-effect transistors (FinFETs) and their impacts on circuit performance have been investigated on the basis of a realistic thermal conductivity of silicon. The heat dissipation via interconnect wires and interface thermal resistance in the high- gate stack were incorporated in simulations. It is shown that the depth of the shallow trench isolation (STI) of bulk FinFETs cannot be decreased to less than 100nm owing to the increase in off-state leakage current. We observed that the thermal resistance Rth of SOI FinFETs greatly decreases upon thinning the buried oxide (BOX) layer. When the BOX thickness tBOX is less than 50 nm, the Rth of SOI FinFETs is smaller than that of bulk FinFETs with an STI thickness of 100 nm, indicating a lower operation temperature of the thin-BOX SOI FinFETs than that of bulk FinFETs. The lower operation temperature of the 5-nm BOX SOI FinFET was confirmed under a practical bias condition for analog operations. In fin width, Wfin , versus Rth characteristics, a strong Wfin dependence of Rth was observed only in the bulk FinFETs, implying that fluctuations in Wfin result in the variability of the operation temperature of the bulk FinFETs. Analog performance has been analyzed by calculating the cutoff frequency fT and the maximum oscillation frequency fmax. We demonstrated that both fT and fmax can be maximized in SOI FinFETs by optimizing tBOX with regard to electrical and thermal properties. Better analog performance, and hence the optimization of tBOX, are indispensable for the device design of a FinFET-based system-on-a-chip (SoC) platform.

Original languageEnglish
Article number04CC03
JournalJapanese Journal of Applied Physics
Volume52
Issue number4 PART 2
DOIs
Publication statusPublished - 2013 Apr

Fingerprint

Fins (heat exchange)
fins
Field effect transistors
field effect transistors
analogs
Heating
optimization
heating
insulators
Silicon
Low temperature operations
silicon
Silicon oxides
Heat resistance
thermal resistance
silicon oxides
isolation
systems-on-a-chip
Oxides
Cutoff frequency

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Self-heating effects and analog performance optimization of fin-type field-effect transistors. / Takahashi, Tsunaki; Beppu, Nobuyasu; Chen, Kunro; Oda, Shunri; Uchida, Ken.

In: Japanese Journal of Applied Physics, Vol. 52, No. 4 PART 2, 04CC03, 04.2013.

Research output: Contribution to journalArticle

Takahashi, Tsunaki ; Beppu, Nobuyasu ; Chen, Kunro ; Oda, Shunri ; Uchida, Ken. / Self-heating effects and analog performance optimization of fin-type field-effect transistors. In: Japanese Journal of Applied Physics. 2013 ; Vol. 52, No. 4 PART 2.
@article{e4facbc9b31240079501986999c233db,
title = "Self-heating effects and analog performance optimization of fin-type field-effect transistors",
abstract = "The self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) fin-type field-effect transistors (FinFETs) and their impacts on circuit performance have been investigated on the basis of a realistic thermal conductivity of silicon. The heat dissipation via interconnect wires and interface thermal resistance in the high- gate stack were incorporated in simulations. It is shown that the depth of the shallow trench isolation (STI) of bulk FinFETs cannot be decreased to less than 100nm owing to the increase in off-state leakage current. We observed that the thermal resistance Rth of SOI FinFETs greatly decreases upon thinning the buried oxide (BOX) layer. When the BOX thickness tBOX is less than 50 nm, the Rth of SOI FinFETs is smaller than that of bulk FinFETs with an STI thickness of 100 nm, indicating a lower operation temperature of the thin-BOX SOI FinFETs than that of bulk FinFETs. The lower operation temperature of the 5-nm BOX SOI FinFET was confirmed under a practical bias condition for analog operations. In fin width, Wfin , versus Rth characteristics, a strong Wfin dependence of Rth was observed only in the bulk FinFETs, implying that fluctuations in Wfin result in the variability of the operation temperature of the bulk FinFETs. Analog performance has been analyzed by calculating the cutoff frequency fT and the maximum oscillation frequency fmax. We demonstrated that both fT and fmax can be maximized in SOI FinFETs by optimizing tBOX with regard to electrical and thermal properties. Better analog performance, and hence the optimization of tBOX, are indispensable for the device design of a FinFET-based system-on-a-chip (SoC) platform.",
author = "Tsunaki Takahashi and Nobuyasu Beppu and Kunro Chen and Shunri Oda and Ken Uchida",
year = "2013",
month = "4",
doi = "10.7567/JJAP.52.04CC03",
language = "English",
volume = "52",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "4 PART 2",

}

TY - JOUR

T1 - Self-heating effects and analog performance optimization of fin-type field-effect transistors

AU - Takahashi, Tsunaki

AU - Beppu, Nobuyasu

AU - Chen, Kunro

AU - Oda, Shunri

AU - Uchida, Ken

PY - 2013/4

Y1 - 2013/4

N2 - The self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) fin-type field-effect transistors (FinFETs) and their impacts on circuit performance have been investigated on the basis of a realistic thermal conductivity of silicon. The heat dissipation via interconnect wires and interface thermal resistance in the high- gate stack were incorporated in simulations. It is shown that the depth of the shallow trench isolation (STI) of bulk FinFETs cannot be decreased to less than 100nm owing to the increase in off-state leakage current. We observed that the thermal resistance Rth of SOI FinFETs greatly decreases upon thinning the buried oxide (BOX) layer. When the BOX thickness tBOX is less than 50 nm, the Rth of SOI FinFETs is smaller than that of bulk FinFETs with an STI thickness of 100 nm, indicating a lower operation temperature of the thin-BOX SOI FinFETs than that of bulk FinFETs. The lower operation temperature of the 5-nm BOX SOI FinFET was confirmed under a practical bias condition for analog operations. In fin width, Wfin , versus Rth characteristics, a strong Wfin dependence of Rth was observed only in the bulk FinFETs, implying that fluctuations in Wfin result in the variability of the operation temperature of the bulk FinFETs. Analog performance has been analyzed by calculating the cutoff frequency fT and the maximum oscillation frequency fmax. We demonstrated that both fT and fmax can be maximized in SOI FinFETs by optimizing tBOX with regard to electrical and thermal properties. Better analog performance, and hence the optimization of tBOX, are indispensable for the device design of a FinFET-based system-on-a-chip (SoC) platform.

AB - The self-heating effects (SHEs) of bulk and silicon-on-insulator (SOI) fin-type field-effect transistors (FinFETs) and their impacts on circuit performance have been investigated on the basis of a realistic thermal conductivity of silicon. The heat dissipation via interconnect wires and interface thermal resistance in the high- gate stack were incorporated in simulations. It is shown that the depth of the shallow trench isolation (STI) of bulk FinFETs cannot be decreased to less than 100nm owing to the increase in off-state leakage current. We observed that the thermal resistance Rth of SOI FinFETs greatly decreases upon thinning the buried oxide (BOX) layer. When the BOX thickness tBOX is less than 50 nm, the Rth of SOI FinFETs is smaller than that of bulk FinFETs with an STI thickness of 100 nm, indicating a lower operation temperature of the thin-BOX SOI FinFETs than that of bulk FinFETs. The lower operation temperature of the 5-nm BOX SOI FinFET was confirmed under a practical bias condition for analog operations. In fin width, Wfin , versus Rth characteristics, a strong Wfin dependence of Rth was observed only in the bulk FinFETs, implying that fluctuations in Wfin result in the variability of the operation temperature of the bulk FinFETs. Analog performance has been analyzed by calculating the cutoff frequency fT and the maximum oscillation frequency fmax. We demonstrated that both fT and fmax can be maximized in SOI FinFETs by optimizing tBOX with regard to electrical and thermal properties. Better analog performance, and hence the optimization of tBOX, are indispensable for the device design of a FinFET-based system-on-a-chip (SoC) platform.

UR - http://www.scopus.com/inward/record.url?scp=84880843931&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84880843931&partnerID=8YFLogxK

U2 - 10.7567/JJAP.52.04CC03

DO - 10.7567/JJAP.52.04CC03

M3 - Article

AN - SCOPUS:84880843931

VL - 52

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 4 PART 2

M1 - 04CC03

ER -