Signal transmission and coding architecture for next-generation ethernet

Hidehiro Toyoda, Hiroaki Nishi, Shinji Nishimura, Hisaaki Kanai, Katsuyoshi Harasawa

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

The first practical approach to 100-Gigabit Ethernet, i.e., Ethernet with a throughput of 100-Gb/s, is proposed for use in the next generation of LANs for GRID computing and large-capacity data centers. New structures, including a coding architecture, de-skewing method and high-speed packaging techniques, are introduced to the PHY layer to obtain the required data rate. Our form of 100-Gigabit Ethernet uses 10-Gb/s x 10-channel CWDM or parallel-optical links. The coding architecture is formed of 64B/66B codes, modified for the CWDM and parallel links. In the de-skewing of the parallel signals, specially designed IDLE characters are used to compensate for skewing of data in the respective signal lanes. Advanced packaging techniques, which suppress the propagation loss and reflection of the 10-Gb/s lanes to obtain high-speed, good integrity and low-noise signaling, are proposed and evaluated. The proposed architectural features make this 100-Gigabit Ethernet concept practical for next-generation LANs.

Original languageEnglish
Pages (from-to)2317-2324
Number of pages8
JournalIEICE Transactions on Information and Systems
VolumeE86-D
Issue number11
Publication statusPublished - 2003 Nov

Fingerprint

Ethernet
Local area networks
Packaging
Optical links
Throughput

Keywords

  • 100-gigabit ethernet
  • 64B/66B
  • Skew compensation

ASJC Scopus subject areas

  • Information Systems
  • Computer Graphics and Computer-Aided Design
  • Software

Cite this

Toyoda, H., Nishi, H., Nishimura, S., Kanai, H., & Harasawa, K. (2003). Signal transmission and coding architecture for next-generation ethernet. IEICE Transactions on Information and Systems, E86-D(11), 2317-2324.

Signal transmission and coding architecture for next-generation ethernet. / Toyoda, Hidehiro; Nishi, Hiroaki; Nishimura, Shinji; Kanai, Hisaaki; Harasawa, Katsuyoshi.

In: IEICE Transactions on Information and Systems, Vol. E86-D, No. 11, 11.2003, p. 2317-2324.

Research output: Contribution to journalArticle

Toyoda, H, Nishi, H, Nishimura, S, Kanai, H & Harasawa, K 2003, 'Signal transmission and coding architecture for next-generation ethernet', IEICE Transactions on Information and Systems, vol. E86-D, no. 11, pp. 2317-2324.
Toyoda, Hidehiro ; Nishi, Hiroaki ; Nishimura, Shinji ; Kanai, Hisaaki ; Harasawa, Katsuyoshi. / Signal transmission and coding architecture for next-generation ethernet. In: IEICE Transactions on Information and Systems. 2003 ; Vol. E86-D, No. 11. pp. 2317-2324.
@article{1cae6f196ccb4aa3bd5ec4994c1a9182,
title = "Signal transmission and coding architecture for next-generation ethernet",
abstract = "The first practical approach to 100-Gigabit Ethernet, i.e., Ethernet with a throughput of 100-Gb/s, is proposed for use in the next generation of LANs for GRID computing and large-capacity data centers. New structures, including a coding architecture, de-skewing method and high-speed packaging techniques, are introduced to the PHY layer to obtain the required data rate. Our form of 100-Gigabit Ethernet uses 10-Gb/s x 10-channel CWDM or parallel-optical links. The coding architecture is formed of 64B/66B codes, modified for the CWDM and parallel links. In the de-skewing of the parallel signals, specially designed IDLE characters are used to compensate for skewing of data in the respective signal lanes. Advanced packaging techniques, which suppress the propagation loss and reflection of the 10-Gb/s lanes to obtain high-speed, good integrity and low-noise signaling, are proposed and evaluated. The proposed architectural features make this 100-Gigabit Ethernet concept practical for next-generation LANs.",
keywords = "100-gigabit ethernet, 64B/66B, Skew compensation",
author = "Hidehiro Toyoda and Hiroaki Nishi and Shinji Nishimura and Hisaaki Kanai and Katsuyoshi Harasawa",
year = "2003",
month = "11",
language = "English",
volume = "E86-D",
pages = "2317--2324",
journal = "IEICE Transactions on Information and Systems",
issn = "0916-8532",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "11",

}

TY - JOUR

T1 - Signal transmission and coding architecture for next-generation ethernet

AU - Toyoda, Hidehiro

AU - Nishi, Hiroaki

AU - Nishimura, Shinji

AU - Kanai, Hisaaki

AU - Harasawa, Katsuyoshi

PY - 2003/11

Y1 - 2003/11

N2 - The first practical approach to 100-Gigabit Ethernet, i.e., Ethernet with a throughput of 100-Gb/s, is proposed for use in the next generation of LANs for GRID computing and large-capacity data centers. New structures, including a coding architecture, de-skewing method and high-speed packaging techniques, are introduced to the PHY layer to obtain the required data rate. Our form of 100-Gigabit Ethernet uses 10-Gb/s x 10-channel CWDM or parallel-optical links. The coding architecture is formed of 64B/66B codes, modified for the CWDM and parallel links. In the de-skewing of the parallel signals, specially designed IDLE characters are used to compensate for skewing of data in the respective signal lanes. Advanced packaging techniques, which suppress the propagation loss and reflection of the 10-Gb/s lanes to obtain high-speed, good integrity and low-noise signaling, are proposed and evaluated. The proposed architectural features make this 100-Gigabit Ethernet concept practical for next-generation LANs.

AB - The first practical approach to 100-Gigabit Ethernet, i.e., Ethernet with a throughput of 100-Gb/s, is proposed for use in the next generation of LANs for GRID computing and large-capacity data centers. New structures, including a coding architecture, de-skewing method and high-speed packaging techniques, are introduced to the PHY layer to obtain the required data rate. Our form of 100-Gigabit Ethernet uses 10-Gb/s x 10-channel CWDM or parallel-optical links. The coding architecture is formed of 64B/66B codes, modified for the CWDM and parallel links. In the de-skewing of the parallel signals, specially designed IDLE characters are used to compensate for skewing of data in the respective signal lanes. Advanced packaging techniques, which suppress the propagation loss and reflection of the 10-Gb/s lanes to obtain high-speed, good integrity and low-noise signaling, are proposed and evaluated. The proposed architectural features make this 100-Gigabit Ethernet concept practical for next-generation LANs.

KW - 100-gigabit ethernet

KW - 64B/66B

KW - Skew compensation

UR - http://www.scopus.com/inward/record.url?scp=0344309202&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0344309202&partnerID=8YFLogxK

M3 - Article

VL - E86-D

SP - 2317

EP - 2324

JO - IEICE Transactions on Information and Systems

JF - IEICE Transactions on Information and Systems

SN - 0916-8532

IS - 11

ER -