Sparse 3-D NoCs with inductive coupling

Michihiro Koibuchi, Lambert Leong, Tomohiro Totoki, Naoya Niwa, Hiroki Matsutani, Hideharu Amano, Henri Casanova

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Wireless interconnects based on inductive coupling technology are compelling propositions for designing 3-D integrated chips. This work addresses the heat dissipation problem on such systems. Although effective cooling technologies have been proposed for systems designed based on Through Silicon Via (TSV), their application to systems that use inductive coupling is problematic because of increased wireless-communication distance. For this reason, we propose two methods for designing sparse 3-D chips layouts and Networks on Chip (NoCs) based on inductive coupling. The first method computes an optimized 3-D chip layout and then generates a randomized network topology for this layout. The second method uses a standard stack chip layout with a standard network topology as a starting point, and then deterministically transforms it into either a "staircase" or a "checkerboard" layout. We quantitatively compare the designs produced by these two methods in terms of network and application performance. Our main finding is that the first method produces designs that ultimately lead to higher parallel application performance, as demonstrated for nine OpenMP applications in the NAS Parallel Benchmarks.

Original languageEnglish
Title of host publicationProceedings of the 56th Annual Design Automation Conference 2019, DAC 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781450367257
DOIs
Publication statusPublished - 2019 Jun 2
Event56th Annual Design Automation Conference, DAC 2019 - Las Vegas, United States
Duration: 2019 Jun 22019 Jun 6

Publication series

NameProceedings - Design Automation Conference
ISSN (Print)0738-100X

Conference

Conference56th Annual Design Automation Conference, DAC 2019
CountryUnited States
CityLas Vegas
Period19/6/219/6/6

Fingerprint

3D
Layout
Chip
Network Topology
Topology
Heat losses
OpenMP
Parallel Applications
Interconnect
Wireless Communication
Proposition
Design Method
Cooling
Dissipation
Silicon
Heat
Transform
Communication
Benchmark
Standards

Keywords

  • 3-D chip layout
  • Inductive coupling

ASJC Scopus subject areas

  • Computer Science Applications
  • Control and Systems Engineering
  • Electrical and Electronic Engineering
  • Modelling and Simulation

Cite this

Koibuchi, M., Leong, L., Totoki, T., Niwa, N., Matsutani, H., Amano, H., & Casanova, H. (2019). Sparse 3-D NoCs with inductive coupling. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019 [a49] (Proceedings - Design Automation Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/3316781.3317913

Sparse 3-D NoCs with inductive coupling. / Koibuchi, Michihiro; Leong, Lambert; Totoki, Tomohiro; Niwa, Naoya; Matsutani, Hiroki; Amano, Hideharu; Casanova, Henri.

Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. a49 (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Koibuchi, M, Leong, L, Totoki, T, Niwa, N, Matsutani, H, Amano, H & Casanova, H 2019, Sparse 3-D NoCs with inductive coupling. in Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019., a49, Proceedings - Design Automation Conference, Institute of Electrical and Electronics Engineers Inc., 56th Annual Design Automation Conference, DAC 2019, Las Vegas, United States, 19/6/2. https://doi.org/10.1145/3316781.3317913
Koibuchi M, Leong L, Totoki T, Niwa N, Matsutani H, Amano H et al. Sparse 3-D NoCs with inductive coupling. In Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc. 2019. a49. (Proceedings - Design Automation Conference). https://doi.org/10.1145/3316781.3317913
Koibuchi, Michihiro ; Leong, Lambert ; Totoki, Tomohiro ; Niwa, Naoya ; Matsutani, Hiroki ; Amano, Hideharu ; Casanova, Henri. / Sparse 3-D NoCs with inductive coupling. Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. (Proceedings - Design Automation Conference).
@inproceedings{d08e018f1e8e430a871f07f0b6ca2e29,
title = "Sparse 3-D NoCs with inductive coupling",
abstract = "Wireless interconnects based on inductive coupling technology are compelling propositions for designing 3-D integrated chips. This work addresses the heat dissipation problem on such systems. Although effective cooling technologies have been proposed for systems designed based on Through Silicon Via (TSV), their application to systems that use inductive coupling is problematic because of increased wireless-communication distance. For this reason, we propose two methods for designing sparse 3-D chips layouts and Networks on Chip (NoCs) based on inductive coupling. The first method computes an optimized 3-D chip layout and then generates a randomized network topology for this layout. The second method uses a standard stack chip layout with a standard network topology as a starting point, and then deterministically transforms it into either a {"}staircase{"} or a {"}checkerboard{"} layout. We quantitatively compare the designs produced by these two methods in terms of network and application performance. Our main finding is that the first method produces designs that ultimately lead to higher parallel application performance, as demonstrated for nine OpenMP applications in the NAS Parallel Benchmarks.",
keywords = "3-D chip layout, Inductive coupling",
author = "Michihiro Koibuchi and Lambert Leong and Tomohiro Totoki and Naoya Niwa and Hiroki Matsutani and Hideharu Amano and Henri Casanova",
year = "2019",
month = "6",
day = "2",
doi = "10.1145/3316781.3317913",
language = "English",
series = "Proceedings - Design Automation Conference",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
booktitle = "Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019",

}

TY - GEN

T1 - Sparse 3-D NoCs with inductive coupling

AU - Koibuchi, Michihiro

AU - Leong, Lambert

AU - Totoki, Tomohiro

AU - Niwa, Naoya

AU - Matsutani, Hiroki

AU - Amano, Hideharu

AU - Casanova, Henri

PY - 2019/6/2

Y1 - 2019/6/2

N2 - Wireless interconnects based on inductive coupling technology are compelling propositions for designing 3-D integrated chips. This work addresses the heat dissipation problem on such systems. Although effective cooling technologies have been proposed for systems designed based on Through Silicon Via (TSV), their application to systems that use inductive coupling is problematic because of increased wireless-communication distance. For this reason, we propose two methods for designing sparse 3-D chips layouts and Networks on Chip (NoCs) based on inductive coupling. The first method computes an optimized 3-D chip layout and then generates a randomized network topology for this layout. The second method uses a standard stack chip layout with a standard network topology as a starting point, and then deterministically transforms it into either a "staircase" or a "checkerboard" layout. We quantitatively compare the designs produced by these two methods in terms of network and application performance. Our main finding is that the first method produces designs that ultimately lead to higher parallel application performance, as demonstrated for nine OpenMP applications in the NAS Parallel Benchmarks.

AB - Wireless interconnects based on inductive coupling technology are compelling propositions for designing 3-D integrated chips. This work addresses the heat dissipation problem on such systems. Although effective cooling technologies have been proposed for systems designed based on Through Silicon Via (TSV), their application to systems that use inductive coupling is problematic because of increased wireless-communication distance. For this reason, we propose two methods for designing sparse 3-D chips layouts and Networks on Chip (NoCs) based on inductive coupling. The first method computes an optimized 3-D chip layout and then generates a randomized network topology for this layout. The second method uses a standard stack chip layout with a standard network topology as a starting point, and then deterministically transforms it into either a "staircase" or a "checkerboard" layout. We quantitatively compare the designs produced by these two methods in terms of network and application performance. Our main finding is that the first method produces designs that ultimately lead to higher parallel application performance, as demonstrated for nine OpenMP applications in the NAS Parallel Benchmarks.

KW - 3-D chip layout

KW - Inductive coupling

UR - http://www.scopus.com/inward/record.url?scp=85067789637&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067789637&partnerID=8YFLogxK

U2 - 10.1145/3316781.3317913

DO - 10.1145/3316781.3317913

M3 - Conference contribution

AN - SCOPUS:85067789637

T3 - Proceedings - Design Automation Conference

BT - Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -