Special session on bringing cores closer together: The wireless revolution in on-chip communication

Terrence Mak, Hiroki Matsutani, Partha Pratim Pande

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

Original languageEnglish
Title of host publicationProceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018
PublisherIEEE Computer Society
Number of pages1
Volume2018-April
ISBN (Electronic)9781538637746
DOIs
Publication statusPublished - 2018 May 29
Event36th IEEE VLSI Test Symposium, VTS 2018 - San Francisco, United States
Duration: 2018 Apr 222018 Apr 25

Other

Other36th IEEE VLSI Test Symposium, VTS 2018
CountryUnited States
CitySan Francisco
Period18/4/2218/4/25

Fingerprint

Communication
Complex networks
Transceivers
Industry
Network-on-chip
Three dimensional integrated circuits
Wireless interconnects

ASJC Scopus subject areas

  • Computer Science Applications
  • Electrical and Electronic Engineering

Cite this

Mak, T., Matsutani, H., & Pande, P. P. (2018). Special session on bringing cores closer together: The wireless revolution in on-chip communication. In Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018 (Vol. 2018-April). IEEE Computer Society. https://doi.org/10.1109/VTS.2018.8368638

Special session on bringing cores closer together : The wireless revolution in on-chip communication. / Mak, Terrence; Matsutani, Hiroki; Pande, Partha Pratim.

Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. Vol. 2018-April IEEE Computer Society, 2018.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Mak, T, Matsutani, H & Pande, PP 2018, Special session on bringing cores closer together: The wireless revolution in on-chip communication. in Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. vol. 2018-April, IEEE Computer Society, 36th IEEE VLSI Test Symposium, VTS 2018, San Francisco, United States, 18/4/22. https://doi.org/10.1109/VTS.2018.8368638
Mak T, Matsutani H, Pande PP. Special session on bringing cores closer together: The wireless revolution in on-chip communication. In Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. Vol. 2018-April. IEEE Computer Society. 2018 https://doi.org/10.1109/VTS.2018.8368638
Mak, Terrence ; Matsutani, Hiroki ; Pande, Partha Pratim. / Special session on bringing cores closer together : The wireless revolution in on-chip communication. Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018. Vol. 2018-April IEEE Computer Society, 2018.
@inproceedings{3ef7ae4df85d4b4d86cbbc6249a8c74d,
title = "Special session on bringing cores closer together: The wireless revolution in on-chip communication",
abstract = "The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.",
author = "Terrence Mak and Hiroki Matsutani and Pande, {Partha Pratim}",
year = "2018",
month = "5",
day = "29",
doi = "10.1109/VTS.2018.8368638",
language = "English",
volume = "2018-April",
booktitle = "Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Special session on bringing cores closer together

T2 - The wireless revolution in on-chip communication

AU - Mak, Terrence

AU - Matsutani, Hiroki

AU - Pande, Partha Pratim

PY - 2018/5/29

Y1 - 2018/5/29

N2 - The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

AB - The emerging field of NoC with Wireless interconnects is actively being pursued by a number of researchers worldwide, from a variety of different perspectives, ranging from very high levels of abstraction (e.g., system architecture) to very low levels (physical layer and transceiver design). Successful solutions will likely adopt and encompass elements from all or at least several levels of abstraction and rely on interdisciplinary concepts from multi-core architectures, integrated circuits, 3D ICs, digital communications, complex networks, and optimization techniques. This special session will provide a timely and insightful journey into various challenges and emerging solutions regarding the design of future NoC architectures. By scope and contents, this special session represents an engaging proposition to attendees belonging to both academia and industry.

UR - http://www.scopus.com/inward/record.url?scp=85048367027&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85048367027&partnerID=8YFLogxK

U2 - 10.1109/VTS.2018.8368638

DO - 10.1109/VTS.2018.8368638

M3 - Conference contribution

AN - SCOPUS:85048367027

VL - 2018-April

BT - Proceedings - 2018 IEEE 36th VLSI Test Symposium, VTS 2018

PB - IEEE Computer Society

ER -