Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits

Chika Tanaka, Masumi Saitoh, Kensuke Ota, Ken Uchida, Toshinori Numata

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

An ultra-low voltage performance of nanowire-transistors-based CMOS circuits is investigated using the Spice model parameters. All Spice model parameters of BSIM4 are extracted from measurement data of nanowire transistors fabricated on 300 mm SOI wafer. The delay time and the power consumption of NW-Tr.-based and bulk-Tr.-based CMOS circuits are examined. The operation voltage of NW-Tr.-based inverter is reduced 300 mV smaller than that of bulk-Tr.-based inverter due to the ideal sub-threshold slope. The performance benefits of NW-Tr.-based stacked circuit and SRAM cell are measured in terms of ultra-low voltage and ultra-low power operation.

Original languageEnglish
Title of host publicationEuropean Solid-State Device Research Conference
Pages159-162
Number of pages4
DOIs
Publication statusPublished - 2011
Externally publishedYes
Event41st European Solid-State Device Research Conference, ESSDERC 2011 - Helsinki, Finland
Duration: 2011 Sep 122011 Sep 16

Other

Other41st European Solid-State Device Research Conference, ESSDERC 2011
CountryFinland
CityHelsinki
Period11/9/1211/9/16

Fingerprint

Nanowires
Networks (circuits)
Transistors
Electric potential
Static random access storage
Time delay
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Safety, Risk, Reliability and Quality

Cite this

Tanaka, C., Saitoh, M., Ota, K., Uchida, K., & Numata, T. (2011). Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits. In European Solid-State Device Research Conference (pp. 159-162). [6044210] https://doi.org/10.1109/ESSDERC.2011.6044210

Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits. / Tanaka, Chika; Saitoh, Masumi; Ota, Kensuke; Uchida, Ken; Numata, Toshinori.

European Solid-State Device Research Conference. 2011. p. 159-162 6044210.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tanaka, C, Saitoh, M, Ota, K, Uchida, K & Numata, T 2011, Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits. in European Solid-State Device Research Conference., 6044210, pp. 159-162, 41st European Solid-State Device Research Conference, ESSDERC 2011, Helsinki, Finland, 11/9/12. https://doi.org/10.1109/ESSDERC.2011.6044210
Tanaka C, Saitoh M, Ota K, Uchida K, Numata T. Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits. In European Solid-State Device Research Conference. 2011. p. 159-162. 6044210 https://doi.org/10.1109/ESSDERC.2011.6044210
Tanaka, Chika ; Saitoh, Masumi ; Ota, Kensuke ; Uchida, Ken ; Numata, Toshinori. / Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits. European Solid-State Device Research Conference. 2011. pp. 159-162
@inproceedings{209219a369f040f3ac9704e12aa39d4d,
title = "Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits",
abstract = "An ultra-low voltage performance of nanowire-transistors-based CMOS circuits is investigated using the Spice model parameters. All Spice model parameters of BSIM4 are extracted from measurement data of nanowire transistors fabricated on 300 mm SOI wafer. The delay time and the power consumption of NW-Tr.-based and bulk-Tr.-based CMOS circuits are examined. The operation voltage of NW-Tr.-based inverter is reduced 300 mV smaller than that of bulk-Tr.-based inverter due to the ideal sub-threshold slope. The performance benefits of NW-Tr.-based stacked circuit and SRAM cell are measured in terms of ultra-low voltage and ultra-low power operation.",
author = "Chika Tanaka and Masumi Saitoh and Kensuke Ota and Ken Uchida and Toshinori Numata",
year = "2011",
doi = "10.1109/ESSDERC.2011.6044210",
language = "English",
isbn = "9781457707056",
pages = "159--162",
booktitle = "European Solid-State Device Research Conference",

}

TY - GEN

T1 - Spice-based performance analysis of ultra-low voltage Si nanowire CMOS circuits

AU - Tanaka, Chika

AU - Saitoh, Masumi

AU - Ota, Kensuke

AU - Uchida, Ken

AU - Numata, Toshinori

PY - 2011

Y1 - 2011

N2 - An ultra-low voltage performance of nanowire-transistors-based CMOS circuits is investigated using the Spice model parameters. All Spice model parameters of BSIM4 are extracted from measurement data of nanowire transistors fabricated on 300 mm SOI wafer. The delay time and the power consumption of NW-Tr.-based and bulk-Tr.-based CMOS circuits are examined. The operation voltage of NW-Tr.-based inverter is reduced 300 mV smaller than that of bulk-Tr.-based inverter due to the ideal sub-threshold slope. The performance benefits of NW-Tr.-based stacked circuit and SRAM cell are measured in terms of ultra-low voltage and ultra-low power operation.

AB - An ultra-low voltage performance of nanowire-transistors-based CMOS circuits is investigated using the Spice model parameters. All Spice model parameters of BSIM4 are extracted from measurement data of nanowire transistors fabricated on 300 mm SOI wafer. The delay time and the power consumption of NW-Tr.-based and bulk-Tr.-based CMOS circuits are examined. The operation voltage of NW-Tr.-based inverter is reduced 300 mV smaller than that of bulk-Tr.-based inverter due to the ideal sub-threshold slope. The performance benefits of NW-Tr.-based stacked circuit and SRAM cell are measured in terms of ultra-low voltage and ultra-low power operation.

UR - http://www.scopus.com/inward/record.url?scp=82955188068&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=82955188068&partnerID=8YFLogxK

U2 - 10.1109/ESSDERC.2011.6044210

DO - 10.1109/ESSDERC.2011.6044210

M3 - Conference contribution

SN - 9781457707056

SP - 159

EP - 162

BT - European Solid-State Device Research Conference

ER -