Stabilizing Path Modification of Power-Aware On/Off Interconnection Networks

Jose Miguel Montañana, Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Power saving is required for interconnects of modern PC clusters as well as the performance improvement. To reduce the power consumption of switches with maintaining the performance, on/off link regulations that activate and deactivate the links based on the traffic load have been widely developed in interconnection networks. Depending on which operation is selected, link activation or deactivation, the available network resources are changed, thus requiring paths to be reconfigured. To maintain deadlock freedom of packet transfers, connectivity, and performance during the path changes, we propose to apply dynamic reconfiguration techniques that process packet transfer uninterruptedly to power-aware on/off interconnection networks. The dynamic network reconfiguration techniques stabilize the update of paths that are quite crucial to use power-aware on/off link techniques in interconnects of PC clusters. We investigate the performance and behavior of network reconfiguration technique as soon as the link activation or deactivation occurs. Evaluation results show that the simple dynamic reconfiguration techniques slightly reduce the peak packet latency and reconfiguration time of the change compared with existing static reconfiguration in on/off interconnection networks. A reconfiguration technique called Double Scheme reduces by up to 95% the peak packet latency caused by the on/off link operation.

Original languageEnglish
Title of host publicationProceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010
Pages218-227
Number of pages10
DOIs
Publication statusPublished - 2010 Oct 28
Event5th IEEE International Conference on Networking, Architecture and Storage, NAS 2010 - Macau, China
Duration: 2010 Jul 152010 Jul 17

Publication series

NameProceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010

Other

Other5th IEEE International Conference on Networking, Architecture and Storage, NAS 2010
CountryChina
CityMacau
Period10/7/1510/7/17

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Stabilizing Path Modification of Power-Aware On/Off Interconnection Networks'. Together they form a unique fingerprint.

  • Cite this

    Montañana, J. M., Koibuchi, M., Matsutani, H., & Amano, H. (2010). Stabilizing Path Modification of Power-Aware On/Off Interconnection Networks. In Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010 (pp. 218-227). [5575649] (Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010). https://doi.org/10.1109/NAS.2010.13