Synthesis for SoC architecture using VCores

H. Nishi; M. Muraoka; R. K. Morizawa; H. Yokota; H. Hamada

doi:10.1109/ASPDAC.2003.1195057

Synthesis for SoC architecture using VCores

H. Nishi, M. Muraoka, R. K. Morizawa, H. Yokota, H. Hamada

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

5 Citations (Scopus)

Abstract

In this paper, we propose a novel architecture synthesis method for SoCs using VCores (virtual cores). VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated, based on an architecture template. The hardware and software tradeoff is possible on the architecture model after assignment of software VCores or hardware VCores. The assignment is based on the results of the architecture's performance estimation. We present a prototype of the synthesis for SoC architecture using VCores and an architecture level design experiment using this prototype.

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	446-452
Number of pages	7
ISBN (Electronic)	0780376595
DOIs	https://doi.org/10.1109/ASPDAC.2003.1195057
Publication status	Published - 2003
Externally published	Yes
Event	Asia and South Pacific Design Automation Conference, ASP-DAC 2003 - Kitakyushu, Japan Duration: 2003 Jan 21 → 2003 Jan 24

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Volume	2003-January

Other

Other	Asia and South Pacific Design Automation Conference, ASP-DAC 2003
Country/Territory	Japan
City	Kitakyushu
Period	03/1/21 → 03/1/24

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2003.1195057

Cite this

Nishi, H., Muraoka, M., Morizawa, R. K., Yokota, H., & Hamada, H. (2003). Synthesis for SoC architecture using VCores. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference (pp. 446-452). [1195057] (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ASPDAC.2003.1195057

Synthesis for SoC architecture using VCores. / Nishi, H.; Muraoka, M.; Morizawa, R. K. et al.

Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc., 2003. p. 446-452 1195057 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC; Vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Nishi, H, Muraoka, M, Morizawa, RK, Yokota, H & Hamada, H 2003, Synthesis for SoC architecture using VCores. in Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference., 1195057, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, vol. 2003-January, Institute of Electrical and Electronics Engineers Inc., pp. 446-452, Asia and South Pacific Design Automation Conference, ASP-DAC 2003, Kitakyushu, Japan, 03/1/21. https://doi.org/10.1109/ASPDAC.2003.1195057

Nishi H, Muraoka M, Morizawa RK, Yokota H, Hamada H. Synthesis for SoC architecture using VCores. In Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference. Institute of Electrical and Electronics Engineers Inc. 2003. p. 446-452. 1195057. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC). doi: 10.1109/ASPDAC.2003.1195057

@inproceedings{9965c319b17c48b79048a61e5734f411,

title = "Synthesis for SoC architecture using VCores",

abstract = "In this paper, we propose a novel architecture synthesis method for SoCs using VCores (virtual cores). VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated, based on an architecture template. The hardware and software tradeoff is possible on the architecture model after assignment of software VCores or hardware VCores. The assignment is based on the results of the architecture's performance estimation. We present a prototype of the synthesis for SoC architecture using VCores and an architecture level design experiment using this prototype.",

author = "H. Nishi and M. Muraoka and Morizawa, {R. K.} and H. Yokota and H. Hamada",

note = "Publisher Copyright: {\textcopyright} 2003 IEEE.; Asia and South Pacific Design Automation Conference, ASP-DAC 2003 ; Conference date: 21-01-2003 Through 24-01-2003",

year = "2003",

doi = "10.1109/ASPDAC.2003.1195057",

language = "English",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "446--452",

booktitle = "Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference",

}

TY - GEN

T1 - Synthesis for SoC architecture using VCores

AU - Nishi, H.

AU - Muraoka, M.

AU - Morizawa, R. K.

AU - Yokota, H.

AU - Hamada, H.

PY - 2003

Y1 - 2003

N2 - In this paper, we propose a novel architecture synthesis method for SoCs using VCores (virtual cores). VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated, based on an architecture template. The hardware and software tradeoff is possible on the architecture model after assignment of software VCores or hardware VCores. The assignment is based on the results of the architecture's performance estimation. We present a prototype of the synthesis for SoC architecture using VCores and an architecture level design experiment using this prototype.

AB - In this paper, we propose a novel architecture synthesis method for SoCs using VCores (virtual cores). VCores are reusable and configurable high-level descriptions. An initial SoC architecture, which consists of a CPU, buses, and peripherals, is generated, based on an architecture template. The hardware and software tradeoff is possible on the architecture model after assignment of software VCores or hardware VCores. The assignment is based on the results of the architecture's performance estimation. We present a prototype of the synthesis for SoC architecture using VCores and an architecture level design experiment using this prototype.

UR - http://www.scopus.com/inward/record.url?scp=2442475366&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442475366&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2003.1195057

DO - 10.1109/ASPDAC.2003.1195057

M3 - Conference contribution

AN - SCOPUS:2442475366

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 446

EP - 452

BT - Proceedings of the ASP-DAC 2003 Asia and South Pacific Design Automation Conference

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - Asia and South Pacific Design Automation Conference, ASP-DAC 2003

Y2 - 21 January 2003 through 24 January 2003

ER -

Synthesis for SoC architecture using VCores

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this