Task level pipelining on multiple accelerators via FPGA switch

Takaaki Miyajima, Takuya Kuhara, Toshihiro Hanawa, Hideharu Amano, Taisuke Boku

Research output: Contribution to conferencePaperpeer-review

Abstract

We show a task level pipelining on multiple accelerators with PEACH2. PEACH2, which is implemented on FPGA, enables ultra low latency direct communication among multiple accelerators over computational nodes. By installing PEACH2, typical high performance computation nodes are tightly coupled. In this environment, application can be accelerated by exploiting not only data level parallelism, but also task level parallelism. Furthermore, we can process multiple task on multiple accelerators in a pipelined manner. In our evaluation, pipelined application which is implemented in a task level pipelined manner achieves 52% speed up compared to a single GPU.

Original languageEnglish
Pages267-274
Number of pages8
DOIs
Publication statusPublished - 2014 Jan 1
Event12th IASTED International Conference on Parallel and Distributed Computing and Networks, PDCN 2014 - Innsbruck, Austria
Duration: 2014 Feb 172014 Feb 19

Other

Other12th IASTED International Conference on Parallel and Distributed Computing and Networks, PDCN 2014
CountryAustria
CityInnsbruck
Period14/2/1714/2/19

Keywords

  • Accelerator computing
  • FPGA Interconnect
  • GPU cluster
  • Interconnect for accelerators
  • Task Level Pipeline

ASJC Scopus subject areas

  • Software

Fingerprint Dive into the research topics of 'Task level pipelining on multiple accelerators via FPGA switch'. Together they form a unique fingerprint.

Cite this