The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

Miho Yamakura, Kazuei Hironaka, Keita Azegami, Kazusa Musha, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

Original languageEnglish
Title of host publicationProceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019
PublisherAssociation for Computing Machinery
ISBN (Electronic)9781450372558
DOIs
Publication statusPublished - 2019 Jun 6
Event10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019 - Nagasaki, Japan
Duration: 2019 Jun 62019 Jun 7

Publication series

NameACM International Conference Proceeding Series

Conference

Conference10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019
CountryJapan
CityNagasaki
Period19/6/619/6/7

Fingerprint

Field programmable gate arrays (FPGA)
Switches
Bandwidth
Networks (circuits)
Costs

ASJC Scopus subject areas

  • Software
  • Human-Computer Interaction
  • Computer Vision and Pattern Recognition
  • Computer Networks and Communications

Cite this

Yamakura, M., Hironaka, K., Azegami, K., Musha, K., & Amano, H. (2019). The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. In Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019 [15] (ACM International Conference Proceeding Series). Association for Computing Machinery. https://doi.org/10.1145/3337801.3337805

The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. / Yamakura, Miho; Hironaka, Kazuei; Azegami, Keita; Musha, Kazusa; Amano, Hideharu.

Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery, 2019. 15 (ACM International Conference Proceeding Series).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamakura, M, Hironaka, K, Azegami, K, Musha, K & Amano, H 2019, The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. in Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019., 15, ACM International Conference Proceeding Series, Association for Computing Machinery, 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019, Nagasaki, Japan, 19/6/6. https://doi.org/10.1145/3337801.3337805
Yamakura M, Hironaka K, Azegami K, Musha K, Amano H. The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. In Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery. 2019. 15. (ACM International Conference Proceeding Series). https://doi.org/10.1145/3337801.3337805
Yamakura, Miho ; Hironaka, Kazuei ; Azegami, Keita ; Musha, Kazusa ; Amano, Hideharu. / The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW. Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery, 2019. (ACM International Conference Proceeding Series).
@inproceedings{c9d606cfb82448ab93ee8a7dd513e36b,
title = "The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW",
abstract = "FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.",
author = "Miho Yamakura and Kazuei Hironaka and Keita Azegami and Kazusa Musha and Hideharu Amano",
year = "2019",
month = "6",
day = "6",
doi = "10.1145/3337801.3337805",
language = "English",
series = "ACM International Conference Proceeding Series",
publisher = "Association for Computing Machinery",
booktitle = "Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019",

}

TY - GEN

T1 - The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

AU - Yamakura, Miho

AU - Hironaka, Kazuei

AU - Azegami, Keita

AU - Musha, Kazusa

AU - Amano, Hideharu

PY - 2019/6/6

Y1 - 2019/6/6

N2 - FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

AB - FiC (Flow-in-Cloud) is a multi-FPGA system to realize a monolithic large FPGA image with multiple cost-efficient mid-range FPGAs connected withfl exible and high bandwidth interconnection network. The FPGA is used as both for computational resource and the network circuit switch, and separating FPGA regions by partial reconfiguration (PR) design technique. In this paper, we will introduce the FPGA design methodology with the PR technique for the FiC system. Evaluation result shows that the proposed design methodology reduces design and configuration time, and it enables to replace the region for computation without stopping the network running on the same FPGA.

UR - http://www.scopus.com/inward/record.url?scp=85070557291&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85070557291&partnerID=8YFLogxK

U2 - 10.1145/3337801.3337805

DO - 10.1145/3337801.3337805

M3 - Conference contribution

T3 - ACM International Conference Proceeding Series

BT - Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019

PB - Association for Computing Machinery

ER -