The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)

Takashi Midorikawa, Daisuke Shiraishi, Masayoshi Shigeno, Yasuki Tanabe, Toshihiro Hanawa, Hideharu Amano

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Two component architectures for MIN-connected multiprocessors: PBSF (the piled banyan switching fabrics) and MINC (MIN with cache consistency mechanism) are evaluated with a real machine SNAIL-2 and an instruction level simulator. The PBSF is a high bandwidth MIN with three dimensional structure, and the MINC is a mechanism for controlling the consistency of private cache modules located between processors and the MIN. Empirical implementation and simulation results show that the performance improvement of cache controlled by the MINC is significant, and throughput of the PBSF is sufficient if the cache is provided.

Original languageEnglish
Pages (from-to)352-370
Number of pages19
JournalParallel Computing
Volume31
Issue number3-4
DOIs
Publication statusPublished - 2005 Mar 1

Keywords

  • Interconnection networks
  • Parallel architectures
  • Performance evaluation

ASJC Scopus subject areas

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computer Networks and Communications
  • Computer Graphics and Computer-Aided Design
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)'. Together they form a unique fingerprint.

  • Cite this