The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator

Kazuei Hironaka, Nobuaki Ozaki, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

CMA (Cool Mega Array) is an ultra low-power reconfigurable accelerator with a large PE (Processing Element) array consisting of combinational circuits. Although the configuration is static during execution, various types of application can be implemented by using the versatile data manupilation instructions of the attached micro-controller. By using a real CMA-1 chip, we will demonstrate that CMA-1 can process various image processing with extremely low power only required for the computation.

Original languageEnglish
Title of host publication2011 International Conference on Field-Programmable Technology, FPT 2011
DOIs
Publication statusPublished - 2011 Dec 1
Event2011 International Conference on Field-Programmable Technology, FPT 2011 - New Delhi, India
Duration: 2011 Dec 122011 Dec 14

Publication series

Name2011 International Conference on Field-Programmable Technology, FPT 2011

Other

Other2011 International Conference on Field-Programmable Technology, FPT 2011
CountryIndia
CityNew Delhi
Period11/12/1211/12/14

ASJC Scopus subject areas

  • Computational Mathematics

Fingerprint Dive into the research topics of 'The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator'. Together they form a unique fingerprint.

  • Cite this

    Hironaka, K., Ozaki, N., & Amano, H. (2011). The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator. In 2011 International Conference on Field-Programmable Technology, FPT 2011 [6132686] (2011 International Conference on Field-Programmable Technology, FPT 2011). https://doi.org/10.1109/FPT.2011.6132686