Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer

Kensuke Osonoe, Masaaki Aoki, Akihiro Mochizuki, Yoshio Murakami, Hitoshi Kida, Goro Yoshinari, Nobuhiko Nakano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We have analyzed 3D thermal stress profile under TCT using multi-physics solver for SiC power device heat dissipation structures with a direct chip bonding on Cu plate by Ag sintered layer. The results showed that the maximum stress value in SiC chip structure is higher than that in Si chip structure. This is because Young's modulus of SiC is higher than that of Si. The maximum stress point is at the corner of Ag sintered bonding layer for both SiC/Si structures. This bonding layer corner value increases as Cu plate thickness becomes thicker. It was also found that at Ag sintered layer center von Mises stress and the shear stress are almost the same, and at Ag sintered layer corner the normal stress is major component of von Mises stress.

Original languageEnglish
Title of host publication2017 International Conference on Electronics Packaging, ICEP 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages544-548
Number of pages5
ISBN (Electronic)9784990218836
DOIs
Publication statusPublished - 2017 Jun 5
Event2017 International Conference on Electronics Packaging, ICEP 2017 - Tendo, Yamagata, Japan
Duration: 2017 Apr 192017 Apr 22

Other

Other2017 International Conference on Electronics Packaging, ICEP 2017
CountryJapan
CityTendo, Yamagata
Period17/4/1917/4/22

Fingerprint

Thermal cycling
Stress analysis
Heat losses
Thermal stress
Shear stress
Physics
Elastic moduli

Keywords

  • Ag sintering chip-attachment
  • anisotropic material parameter
  • multi-physics solver
  • power semiconductor devices
  • SiC chip system
  • stress and strain analysis

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Industrial and Manufacturing Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Osonoe, K., Aoki, M., Mochizuki, A., Murakami, Y., Kida, H., Yoshinari, G., & Nakano, N. (2017). Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer. In 2017 International Conference on Electronics Packaging, ICEP 2017 (pp. 544-548). [7939443] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/ICEP.2017.7939443

Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer. / Osonoe, Kensuke; Aoki, Masaaki; Mochizuki, Akihiro; Murakami, Yoshio; Kida, Hitoshi; Yoshinari, Goro; Nakano, Nobuhiko.

2017 International Conference on Electronics Packaging, ICEP 2017. Institute of Electrical and Electronics Engineers Inc., 2017. p. 544-548 7939443.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Osonoe, K, Aoki, M, Mochizuki, A, Murakami, Y, Kida, H, Yoshinari, G & Nakano, N 2017, Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer. in 2017 International Conference on Electronics Packaging, ICEP 2017., 7939443, Institute of Electrical and Electronics Engineers Inc., pp. 544-548, 2017 International Conference on Electronics Packaging, ICEP 2017, Tendo, Yamagata, Japan, 17/4/19. https://doi.org/10.23919/ICEP.2017.7939443
Osonoe K, Aoki M, Mochizuki A, Murakami Y, Kida H, Yoshinari G et al. Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer. In 2017 International Conference on Electronics Packaging, ICEP 2017. Institute of Electrical and Electronics Engineers Inc. 2017. p. 544-548. 7939443 https://doi.org/10.23919/ICEP.2017.7939443
Osonoe, Kensuke ; Aoki, Masaaki ; Mochizuki, Akihiro ; Murakami, Yoshio ; Kida, Hitoshi ; Yoshinari, Goro ; Nakano, Nobuhiko. / Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer. 2017 International Conference on Electronics Packaging, ICEP 2017. Institute of Electrical and Electronics Engineers Inc., 2017. pp. 544-548
@inproceedings{a449950142b14d93919f201dfaaf7e8a,
title = "Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer",
abstract = "We have analyzed 3D thermal stress profile under TCT using multi-physics solver for SiC power device heat dissipation structures with a direct chip bonding on Cu plate by Ag sintered layer. The results showed that the maximum stress value in SiC chip structure is higher than that in Si chip structure. This is because Young's modulus of SiC is higher than that of Si. The maximum stress point is at the corner of Ag sintered bonding layer for both SiC/Si structures. This bonding layer corner value increases as Cu plate thickness becomes thicker. It was also found that at Ag sintered layer center von Mises stress and the shear stress are almost the same, and at Ag sintered layer corner the normal stress is major component of von Mises stress.",
keywords = "Ag sintering chip-attachment, anisotropic material parameter, multi-physics solver, power semiconductor devices, SiC chip system, stress and strain analysis",
author = "Kensuke Osonoe and Masaaki Aoki and Akihiro Mochizuki and Yoshio Murakami and Hitoshi Kida and Goro Yoshinari and Nobuhiko Nakano",
year = "2017",
month = "6",
day = "5",
doi = "10.23919/ICEP.2017.7939443",
language = "English",
pages = "544--548",
booktitle = "2017 International Conference on Electronics Packaging, ICEP 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Thermal stress analysis under thermal cycling test for SiC power device heat dissipation structures using Ag sintered layer

AU - Osonoe, Kensuke

AU - Aoki, Masaaki

AU - Mochizuki, Akihiro

AU - Murakami, Yoshio

AU - Kida, Hitoshi

AU - Yoshinari, Goro

AU - Nakano, Nobuhiko

PY - 2017/6/5

Y1 - 2017/6/5

N2 - We have analyzed 3D thermal stress profile under TCT using multi-physics solver for SiC power device heat dissipation structures with a direct chip bonding on Cu plate by Ag sintered layer. The results showed that the maximum stress value in SiC chip structure is higher than that in Si chip structure. This is because Young's modulus of SiC is higher than that of Si. The maximum stress point is at the corner of Ag sintered bonding layer for both SiC/Si structures. This bonding layer corner value increases as Cu plate thickness becomes thicker. It was also found that at Ag sintered layer center von Mises stress and the shear stress are almost the same, and at Ag sintered layer corner the normal stress is major component of von Mises stress.

AB - We have analyzed 3D thermal stress profile under TCT using multi-physics solver for SiC power device heat dissipation structures with a direct chip bonding on Cu plate by Ag sintered layer. The results showed that the maximum stress value in SiC chip structure is higher than that in Si chip structure. This is because Young's modulus of SiC is higher than that of Si. The maximum stress point is at the corner of Ag sintered bonding layer for both SiC/Si structures. This bonding layer corner value increases as Cu plate thickness becomes thicker. It was also found that at Ag sintered layer center von Mises stress and the shear stress are almost the same, and at Ag sintered layer corner the normal stress is major component of von Mises stress.

KW - Ag sintering chip-attachment

KW - anisotropic material parameter

KW - multi-physics solver

KW - power semiconductor devices

KW - SiC chip system

KW - stress and strain analysis

UR - http://www.scopus.com/inward/record.url?scp=85021403199&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85021403199&partnerID=8YFLogxK

U2 - 10.23919/ICEP.2017.7939443

DO - 10.23919/ICEP.2017.7939443

M3 - Conference contribution

SP - 544

EP - 548

BT - 2017 International Conference on Electronics Packaging, ICEP 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -