TY - JOUR
T1 - Third-order phase-locked loops using dual loops inserting an active filter in the second loop with improved stability
AU - Kamata, Minoru
AU - Shono, Takashi
AU - Saba, Takahiko
AU - Sasase, Iwao
AU - Mori, Shinsaku
PY - 2001/4/18
Y1 - 2001/4/18
N2 - In fast mobile communication systems, a phase-locked loop (PLL) should track the signal not only with the frequency step transition but also with the frequency ramp transition caused by Doppler shift. In such an environment, since a perfect second-order PLL cannot suppress the steady-state phase error, a perfect third-order PLL is required. However, the third-order PLL using an active filter cannot be used in the low S/N environment because the PLL with small loop gain becomes unstable. One of the solutions is a third-order digital PLL using dual loops. However, since the PLL is implemented by digital equipment and is limited by the operational frequency, it cannot be used in a high-frequency band employed in satellite communication. Downconverting of the operational frequency restricts the acquisition speed. Furthermore, the recomposing of the PLL with analog equipment causes the gain imbalance of the voltage-controlled oscillator (VCO) and the PLL cannot synchronize. In this paper, we propose a new third-order PLL using dual loops inserting an active filter in the second loop, which can be implemented by analog equipment. First, we show the closed loop transfer function of the proposed PLL and investigate the steady-state phase error by linear analysis. Second, we show that the proposed PLL is always stable regardless of the value of loop gain. Third, we evaluate the transient response and show the proposed PLL has acquisition time shorter than the perfect third-order PLL. Next, we show that the steady-state phase error of the proposed PLL can be suppressed to the same level of the perfect third-order PLL. Finally, we investigate the effect of noise in PLLS, and show the proposed PLL has better jitter performance than the perfect third-order PLL.
AB - In fast mobile communication systems, a phase-locked loop (PLL) should track the signal not only with the frequency step transition but also with the frequency ramp transition caused by Doppler shift. In such an environment, since a perfect second-order PLL cannot suppress the steady-state phase error, a perfect third-order PLL is required. However, the third-order PLL using an active filter cannot be used in the low S/N environment because the PLL with small loop gain becomes unstable. One of the solutions is a third-order digital PLL using dual loops. However, since the PLL is implemented by digital equipment and is limited by the operational frequency, it cannot be used in a high-frequency band employed in satellite communication. Downconverting of the operational frequency restricts the acquisition speed. Furthermore, the recomposing of the PLL with analog equipment causes the gain imbalance of the voltage-controlled oscillator (VCO) and the PLL cannot synchronize. In this paper, we propose a new third-order PLL using dual loops inserting an active filter in the second loop, which can be implemented by analog equipment. First, we show the closed loop transfer function of the proposed PLL and investigate the steady-state phase error by linear analysis. Second, we show that the proposed PLL is always stable regardless of the value of loop gain. Third, we evaluate the transient response and show the proposed PLL has acquisition time shorter than the perfect third-order PLL. Next, we show that the steady-state phase error of the proposed PLL can be suppressed to the same level of the perfect third-order PLL. Finally, we investigate the effect of noise in PLLS, and show the proposed PLL has better jitter performance than the perfect third-order PLL.
KW - Frequency ramp transition
KW - Phase-locked loop
KW - Stability
KW - Steady-state phase error
UR - http://www.scopus.com/inward/record.url?scp=0035056563&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=0035056563&partnerID=8YFLogxK
U2 - 10.1002/1520-6440(200106)84:6<75::AID-ECJC8>3.0.CO;2-C
DO - 10.1002/1520-6440(200106)84:6<75::AID-ECJC8>3.0.CO;2-C
M3 - Article
AN - SCOPUS:0035056563
SN - 1042-0967
VL - 84
SP - 75
EP - 84
JO - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
JF - Electronics and Communications in Japan, Part III: Fundamental Electronic Science (English translation of Denshi Tsushin Gakkai Ronbunshi)
IS - 6
ER -