Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation

Yohei Hasegawa, Shohei Abe, Katsuaki Deguchi, Masayasu Suzuki, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. The impact of time-multiplexed execution to performance and cost is analyzed based on real designs including an IPsec router. The Parallelism Diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the time-multiplexed execution improves the performance per cost around 4.5 to 14 times than that of the case without time-multiplexed execution.

Original languageEnglish
Title of host publicationACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA
Pages265
Number of pages1
Publication statusPublished - 2005
EventACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005 - Monterey, CA, United States
Duration: 2005 Feb 202005 Feb 22

Other

OtherACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005
CountryUnited States
CityMonterey, CA
Period05/2/2005/2/22

Fingerprint

Costs
Routers
Electronic equipment
Networks (circuits)

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Hasegawa, Y., Abe, S., Deguchi, K., Suzuki, M., & Amano, H. (2005). Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA (pp. 265)

Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation. / Hasegawa, Yohei; Abe, Shohei; Deguchi, Katsuaki; Suzuki, Masayasu; Amano, Hideharu.

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2005. p. 265.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hasegawa, Y, Abe, S, Deguchi, K, Suzuki, M & Amano, H 2005, Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation. in ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. pp. 265, ACM/SIGDA Thirteenth ACM International Symposium on Field Programmable Gate Arrays - FPGA 2005, Monterey, CA, United States, 05/2/20.
Hasegawa Y, Abe S, Deguchi K, Suzuki M, Amano H. Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation. In ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2005. p. 265
Hasegawa, Yohei ; Abe, Shohei ; Deguchi, Katsuaki ; Suzuki, Masayasu ; Amano, Hideharu. / Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation. ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA. 2005. pp. 265
@inproceedings{7fe2bf9ac8ed46f980596ff695cacabc,
title = "Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation",
abstract = "Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. The impact of time-multiplexed execution to performance and cost is analyzed based on real designs including an IPsec router. The Parallelism Diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the time-multiplexed execution improves the performance per cost around 4.5 to 14 times than that of the case without time-multiplexed execution.",
author = "Yohei Hasegawa and Shohei Abe and Katsuaki Deguchi and Masayasu Suzuki and Hideharu Amano",
year = "2005",
language = "English",
pages = "265",
booktitle = "ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA",

}

TY - GEN

T1 - Time-multiplexed execution on the dynamically reconfigurable processor - A performance/cost evaluation

AU - Hasegawa, Yohei

AU - Abe, Shohei

AU - Deguchi, Katsuaki

AU - Suzuki, Masayasu

AU - Amano, Hideharu

PY - 2005

Y1 - 2005

N2 - Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. The impact of time-multiplexed execution to performance and cost is analyzed based on real designs including an IPsec router. The Parallelism Diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the time-multiplexed execution improves the performance per cost around 4.5 to 14 times than that of the case without time-multiplexed execution.

AB - Dynamically Reconfigurable Processor (DRP) developed by NEC Electronics is a coarse grain reconfigurable processor that selects a data path from the on-chip repository of sixteen circuit configurations, or contexts, to implement different logic on one single DRP chip. The impact of time-multiplexed execution to performance and cost is analyzed based on real designs including an IPsec router. The Parallelism Diagram which shows the required PEs in each step of the algorithm is introduced as the basis of the analysis, and models for performance and cost are shown. Evaluation results show that the time-multiplexed execution improves the performance per cost around 4.5 to 14 times than that of the case without time-multiplexed execution.

UR - http://www.scopus.com/inward/record.url?scp=20344393406&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=20344393406&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:20344393406

SP - 265

BT - ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

ER -