Timing extraction and carrier estimation for PSK signal block demodulation system

Yasushi Higashida, Masafumi Hagiwara, Masao Nakagawa

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Block demodulation systems have been proposed which store blocks of phase-shift keying (PSK) signal and derive data by batch processing. In such systems the traditional method of real-time demodulation is not considered and block processing is applied after quasi-coherent demodulation. Conventional block demodulators have a serious disadvantage - they cannot demodulate the signal without external timing information. This paper proposes a new timing extraction circuit not contained in a conventional block demodulator, which improves greatly practical applicability. Also, a method is proposed for accurate carrier estimation. According to computer simulation results, the permissible noise limit becomes 4 to 5 dB lower in comparison to the conventional method.

Original languageEnglish
Pages (from-to)8-16
Number of pages9
JournalElectronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume72
Issue number7
Publication statusPublished - 1989 Jul

Fingerprint

Phase shift keying
Demodulation
Demodulators
Networks (circuits)
Computer simulation
Processing

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

@article{6572e68a23d04ccbb3843aa689d26dd3,
title = "Timing extraction and carrier estimation for PSK signal block demodulation system",
abstract = "Block demodulation systems have been proposed which store blocks of phase-shift keying (PSK) signal and derive data by batch processing. In such systems the traditional method of real-time demodulation is not considered and block processing is applied after quasi-coherent demodulation. Conventional block demodulators have a serious disadvantage - they cannot demodulate the signal without external timing information. This paper proposes a new timing extraction circuit not contained in a conventional block demodulator, which improves greatly practical applicability. Also, a method is proposed for accurate carrier estimation. According to computer simulation results, the permissible noise limit becomes 4 to 5 dB lower in comparison to the conventional method.",
author = "Yasushi Higashida and Masafumi Hagiwara and Masao Nakagawa",
year = "1989",
month = "7",
language = "English",
volume = "72",
pages = "8--16",
journal = "Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "8756-6621",
publisher = "John Wiley and Sons Inc.",
number = "7",

}

TY - JOUR

T1 - Timing extraction and carrier estimation for PSK signal block demodulation system

AU - Higashida, Yasushi

AU - Hagiwara, Masafumi

AU - Nakagawa, Masao

PY - 1989/7

Y1 - 1989/7

N2 - Block demodulation systems have been proposed which store blocks of phase-shift keying (PSK) signal and derive data by batch processing. In such systems the traditional method of real-time demodulation is not considered and block processing is applied after quasi-coherent demodulation. Conventional block demodulators have a serious disadvantage - they cannot demodulate the signal without external timing information. This paper proposes a new timing extraction circuit not contained in a conventional block demodulator, which improves greatly practical applicability. Also, a method is proposed for accurate carrier estimation. According to computer simulation results, the permissible noise limit becomes 4 to 5 dB lower in comparison to the conventional method.

AB - Block demodulation systems have been proposed which store blocks of phase-shift keying (PSK) signal and derive data by batch processing. In such systems the traditional method of real-time demodulation is not considered and block processing is applied after quasi-coherent demodulation. Conventional block demodulators have a serious disadvantage - they cannot demodulate the signal without external timing information. This paper proposes a new timing extraction circuit not contained in a conventional block demodulator, which improves greatly practical applicability. Also, a method is proposed for accurate carrier estimation. According to computer simulation results, the permissible noise limit becomes 4 to 5 dB lower in comparison to the conventional method.

UR - http://www.scopus.com/inward/record.url?scp=0024703316&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024703316&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0024703316

VL - 72

SP - 8

EP - 16

JO - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 8756-6621

IS - 7

ER -