TMR METHOD FOR IMPROVING YIELD OF LARGE MEMORY CHIPS.

Yoshiyasu Takefuji, Yoshihiko Adachi, Hideo Aiso

Research output: Contribution to journalArticle

Abstract

The yield of chips tends to decrease with the degree of integration of memory chips, which is presently a serious problem. A method is proposed to utilize the fault chips being discarded to produce a normal chip, increasing the apparent yield. The relation between the yield and the reliability of the fault memory chip system is discussed. Using the proposed method, the yield of 10% can be improved up to 40% without substantially decreasing the reliability of the fault chip memory system from that of a normal memory chip. The method was implemented using fault 16 K RAM, and the effectiveness of the method was verified.

Original languageEnglish
Pages (from-to)47-53
Number of pages7
JournalSystems, computers, controls
Volume13
Issue number1
Publication statusPublished - 1982 Jan
Externally publishedYes

Fingerprint

Data storage equipment
Random access storage
Computer systems

ASJC Scopus subject areas

  • Engineering(all)

Cite this

TMR METHOD FOR IMPROVING YIELD OF LARGE MEMORY CHIPS. / Takefuji, Yoshiyasu; Adachi, Yoshihiko; Aiso, Hideo.

In: Systems, computers, controls, Vol. 13, No. 1, 01.1982, p. 47-53.

Research output: Contribution to journalArticle

Takefuji, Yoshiyasu ; Adachi, Yoshihiko ; Aiso, Hideo. / TMR METHOD FOR IMPROVING YIELD OF LARGE MEMORY CHIPS. In: Systems, computers, controls. 1982 ; Vol. 13, No. 1. pp. 47-53.
@article{bd939b375523490db06270858adc8169,
title = "TMR METHOD FOR IMPROVING YIELD OF LARGE MEMORY CHIPS.",
abstract = "The yield of chips tends to decrease with the degree of integration of memory chips, which is presently a serious problem. A method is proposed to utilize the fault chips being discarded to produce a normal chip, increasing the apparent yield. The relation between the yield and the reliability of the fault memory chip system is discussed. Using the proposed method, the yield of 10{\%} can be improved up to 40{\%} without substantially decreasing the reliability of the fault chip memory system from that of a normal memory chip. The method was implemented using fault 16 K RAM, and the effectiveness of the method was verified.",
author = "Yoshiyasu Takefuji and Yoshihiko Adachi and Hideo Aiso",
year = "1982",
month = "1",
language = "English",
volume = "13",
pages = "47--53",
journal = "Systems, computers, controls",
issn = "0096-8765",
publisher = "Scripta Pub Co.",
number = "1",

}

TY - JOUR

T1 - TMR METHOD FOR IMPROVING YIELD OF LARGE MEMORY CHIPS.

AU - Takefuji, Yoshiyasu

AU - Adachi, Yoshihiko

AU - Aiso, Hideo

PY - 1982/1

Y1 - 1982/1

N2 - The yield of chips tends to decrease with the degree of integration of memory chips, which is presently a serious problem. A method is proposed to utilize the fault chips being discarded to produce a normal chip, increasing the apparent yield. The relation between the yield and the reliability of the fault memory chip system is discussed. Using the proposed method, the yield of 10% can be improved up to 40% without substantially decreasing the reliability of the fault chip memory system from that of a normal memory chip. The method was implemented using fault 16 K RAM, and the effectiveness of the method was verified.

AB - The yield of chips tends to decrease with the degree of integration of memory chips, which is presently a serious problem. A method is proposed to utilize the fault chips being discarded to produce a normal chip, increasing the apparent yield. The relation between the yield and the reliability of the fault memory chip system is discussed. Using the proposed method, the yield of 10% can be improved up to 40% without substantially decreasing the reliability of the fault chip memory system from that of a normal memory chip. The method was implemented using fault 16 K RAM, and the effectiveness of the method was verified.

UR - http://www.scopus.com/inward/record.url?scp=0019895582&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0019895582&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0019895582

VL - 13

SP - 47

EP - 53

JO - Systems, computers, controls

JF - Systems, computers, controls

SN - 0096-8765

IS - 1

ER -