TORUS-switch: A scalable internal speed-up ATM switch architecture and its 5 Gbit/s switch LSI

K. Genda, N. Yamanaka

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A high speed and scalable ATM switch architecture, the TORUS-switch, is proposed. The switch is an internal speed-up crosspoint switch with cylindrical configuration. The self-bit-synchronisation technique is adopted to achieve high speed cell transmission without requiring high-density implementation technology. Distributed contention control based on the fixed output-precedence scheme is adopted. This control is so simple that the control circuit is achieved with only one gate in each crosspoint. A TORUS-switch is fabricated as an ultrahigh speed crosspoint LSI using the advanced Si-bipolar process. Measured results confirm that the TORUS-switch can be used to realise an expandable terabit-rate ATM switch that is also efficient.

Original languageEnglish
Pages (from-to)906-908
Number of pages3
JournalElectronics Letters
Volume31
Issue number11
DOIs
Publication statusPublished - 1995 May 25
Externally publishedYes

Keywords

  • Asynchronous transfer mode. Switches

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'TORUS-switch: A scalable internal speed-up ATM switch architecture and its 5 Gbit/s switch LSI'. Together they form a unique fingerprint.

Cite this